

# Fail-Safe IC with High-Side Driver and Relay Driver

### **Description**

The function of microcontrollers in safety critical applications (e.g. anti-lock systems) needs to be monitored permanently. Usually this task is accomplished by an independent watchdog timer. The monolithic IC U6813B – designed in bipolar technology and qualified according to the needs of the automotive industry – includes such a watchdog timer and provides additional features for added value. With the help of integrated driver stages it

is easy to control safety related functions of a relay and of an N-channel power MOSFET in high side applications. In the case of a microcontroller malfunction or supply voltage anomalies the U6813B provides positive and negative reset and enable output signals. This flexibility guarantees a broad range of applications. The U6813B is based on the experience of the Atmel Wireless & Microcontrollers Failsafe ICs U6808B and U6809B.

#### **Features**

- Digital self-supervising watchdog with hysteresis
- One 150-mA output driver for relay
- One high-side driver for n-channel power FET
- Positive and negative enable output

- Positive and negative reset output
- Over-/ under-voltage detection
- Relay and power-FET outputs protected against standard transients and 55-V load dump

### **Block Diagram**




Figure 1. Block diagram

## **Ordering Information**

Extended Type Number	Package	Remarks
U6813B	SO16	

Rev. A2, 22-Aug-00 1 (13)



# **Pin Description**




Figure 2. Pinning

Table 1 Pin types and functions

Pin	Name	Туре	Function	Logic
1	RELO	Open-collector output driver	Failsafe relay driver	Driver on: L
2	GND	Supply	General ground	
3	P-RES	Digital output	Positive reset signal	Reset: H
4	N-RES	Digital output	Negative reset signal	Reset: L
5	P-EN	Digital output	Positive enable signal	Enable: H
6	N-EN	Digital output	Negative enable signal	Enable: L
7	$V_{S}$	Battery supply	Voltage for charge pump	
8	CAPI	Analog input	Input bootstrap capacitor	
9	FETO	Power FET output	High voltage for n-channel FET	
10	WDC	Analog input	Ext. RC for watchdog timer	
11	WDI	Digital input	Watchdog trigger signal	Pulse sequence
12	FETI	Digital input	Activation of power FET	FET on: H
13	RELI	Digital input	Activation of relay driver	Driver on: H
14	$V_{CC}$	Supply	5-V supply	
15	SGND	Supply	Sense ground, reference for $V_{CC}$ and 3.3V	
16	3.3V	Analog input	3.3-V supply	



### **Fail-Safe Functions**

A good fail-safe IC has to maintain its monitoring function even if there is a fault condition at one of the pins (e.g. short circuit) ensuring that a microcontroller system would not go into a "critical status". A system would get into critical status for example if it would not be able to switch off the relay or disable the power MOSFET or

could not to give a signal to the mC via ENABLE- and RESET- outputs in the case of a fault condition. The U6813B is designed to handle those fault conditions according to the following table for a maximum of system safety.

Table 2 Truth table

VCC	3.3V	WDI	RELI	FETI	RELO	FETO	N-RES	P–RES	P–EN	N-EN
ok	ok	ok	Н	X	on	X	Н	L	Н	L
ok	ok	ok	L (d)	X	off	X	Н	L	Н	L
ok	ok	ok	X	Н	X	on	Н	L	Н	L
ok	ok	ok	X	L (d)	X	off	Н	L	Н	L
ok	ok	wrong	X	x	off	off	Н	L	L	Н
X	wrong	X	X	X	off	off	L	Н	L	Н
wrong	X	X	X	X	off	off	L	Н	L	Н

d = default state at open input

N-EN disable: high P-EN disable: low

## **Application Circuit**




Figure 3. Application circuit

Rev. A2, 22-Aug-00 3 (13)



## **Description of the Watchdog**




Figure 4. Watchdog block diagram

#### **Abstract**

The microcontroller is monitored by a digital window watchdog which accepts an incomming trigger signal of a constant frequency for correct operation. The frequency of the trigger signal can be varied in a broad range as the watchdog's time window is determined by external R/C components.

The following description refers to the block diagram (Fig. 4)

#### **WDI Input (Pin 11)**

The microcontroller has to provide a trigger signal with the frequency  $f_{WDI}$  which is fed to the WDI input. A positive edge of  $f_{WDI}$  detected by a slope detector resets the binary counter and clocks the up/down counter additionally. The latter one counts only from 0 to 3 or reverse. Each correct trigger increments the up/down counter by 1, each wrong trigger decrements it by 1. As soon as the counter reaches status 3 the RS flip-flop is set; see Fig. 4 (WD state diagram). A missing incoming trigger signal is detected after 250 clocks of the internal watchdog frequency  $f_{RC}$  (see WD OK output) and resets the up/down counter directly.

#### **WDC Input (Pin 10)**

With an external R/C circuitry the IC generates a time base (frequency  $f_{\rm WDC}$ ) independent from the microcontroller. The watchdog's time window refers to a frequency of

 $f_{WDC} = 100 \square f_{WDI}$ 

#### **OSCERR Input**

A smart watchdog has to ensure that internal problems with its own time base are detected and do not lead to an undesired status of the complete system. If the RC oscillator stops oscillating a signal is fed to the OSCERR input after a timeout delay. It resets the up/down counter and disables the WD-OK output.

Without this reset function the watchdog would freeze its current status when  $f_{RC}$  stops.

#### **RESET Input**

During power-on and under-/ overvoltage detection a reset signal is fed to this pin. It resets the watchdog timer and sets the initial state.

#### **WD-OK Output**

After the up/down counter is incremented to status 3 (see Fig. 6, WD State Diagram) the RS flip-flop is set and the WD-OK output becomes logic "1". As WD-OK is directly connected to the enable pins, the open-collector output P-EN provides also logic "1" while a logic "0" is available at N-EN output. If on the other hand the up/down counter is decremented to "0" the RS flip-flop is reset, the WD-OK output and the P-EN output are logic "0" and N-EN output is logic "1". The WD-OK output also controls a dual MUX stage which shifts the time window by one clock after a successful trigger thus forming a hysteresis to provide stable conditions for the evaluation of the trigger signal "good or false". The WD-OK signal is also reset in the case the watchdog counter is not reset after 250 clocks (missing trigger signal)



Time/s	79/ f <sub>WDC</sub> 80.	$f_{\text{WDC}}$ 169/	$f_{WDC}$ 170/ $f_{W}$	VDC 250/1	$f_{ m WDC}$	$251/f_{WDC}$
		Watchdog window				
		update rate is good				
Update rate	Update rate is		Update rate is ei-	Update rate	Update rate is	Pulse has
is too fast	either too fast		ther too slow or	is too slow	either too	dropped out
	or good		good		slow or pulse	
					has dropped	
					out	

Figure 5. Watchdog timing diagram with tolerances

### Watchdog State Diagram




Figure 6. Watchdog state diagram

#### **Explanation**

In each block, the first character represents the state of the counter. The second notation indicates the fault status of the counter. A fault status is indicated by an "F" and a no fault status is indicated by an "NF". When the watchdog is powered up initially, the counter starts out at the 0/F block (initial state). "Good" indicates that a pulse has been received whose width resides within the timing window. "Bad" indicates that a pulse has been received whose width is either too short or too long.

#### **Watchdog-Window Calculation**

#### **Example with recommended values**

 $C_{osc} = 3.3 \text{ nF}$  (should be preferably 10%, NPO)

 $R_{osc}$ = 39 kW (may be 5%,  $R_{osc}$  <100 kW due to leakage current and humidity)

#### **RC** Oscillator

$$t_{WDC}$$
 (s) =  $10^{-3} \square [C_{osc} (nF) \square [(0.00078 \square R_{osc} (kW)) + 0.0005]]$ 

$$f_{WDC}$$
 (Hz) = 1 / ( $t_{WDC}$ )

#### Watchdog WDI

 $f_{WDI}$  (Hz) =0.01  $\square$   $f_{WDC}$ 

$$t_{WDC} = 100 \; \text{ms} \qquad \quad - \!\!\!> \quad f_{WDC} = 10 \; kHz \label{eq:twdc}$$

$$f_{WDI} = 100 \text{ Hz}$$
 ->  $t_{WDI} = 10 \text{ ms}$ 

#### WDI pulse width for fault detection after 3 pulses:

Upper watchdog window

Minimum:  $169/f_{WDC} = 16.9 \text{ ms} \rightarrow f_{WDC} / 169 = 59.1 \text{ Hz}$ Maximum:  $170/f_{WDC} = 17.0 \text{ ms} \rightarrow f_{WDC} / 170 = 58.8 \text{ Hz}$ 

Lower watchdog window

Minimum:  $79/ f_{WDC} = 7.9 \text{ ms} -> f_{WDC} / 79 = 126.6 \text{ Hz}$ Maximum:  $80/ f_{WDC} = 8.0 \text{ ms} -> f_{WDC} / 80 = 125.0 \text{ Hz}$ 

#### WDI dropouts for immediate fault detection:

Minimum:  $250/ f_{WDC} = 25 \text{ ms}$ Maximum:  $251/ f_{WDC} = 25.1 \text{ ms}$ 

#### **Remarks to Reset Relay**

The duration of the over- or undervoltage pulses determines the enable- and reset outputs. A pulse duration shorter than the debounce time has no effect on the outputs. A pulse longer than the debounce time results in the first reset delay. If a pulse appears during this delay, a 2nd delay time is triggered. Therefore the total reset delay time can be longer than specified in the data sheet.

Rev. A2, 22-Aug-00 5 (13)



# **Absolute Maximum Ratings**

Parameters	Symbol	Value	Unit
Supply-voltage range	$V_{S}$	- 0.2 to 18	V
Power dissipation $V_S = 5 \text{ V}; T_{amb} = -40^{\circ}\text{C}$ $V_S = 5 \text{ V}; T_{amb} = 125^{\circ}\text{C}$	P <sub>tot</sub> P <sub>tot</sub>	250 150	mW mW
Thermal resistance	R <sub>thja</sub>	110	K/W
Junction temperature	Tj	150	°C
Ambient temperature range	T <sub>amb</sub>	-40 to 125	°C
Storage temperature range	T <sub>stg</sub>	-55 to 155	°C

# **Electrical Characteristics**

 $V_{CC}=5~V,~T_{amb}=-40~to+125^{\circ}C;~reference~pin~is~GND~or~SGND~(over-~and~under-voltage~detection);~f_{intern}=200~kHz~ \square 50\%~,~f_{WDC}=10~kHz~ \square 10\%;~f_{WDI}=100~Hz$ 

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Pin 14					
Operation -voltage range		$V_{CC}$	4.5		5.5	V
Operation-voltage range of RESET outputs		V <sub>CC</sub>	1.2		18.0	V
<b>Current consumption</b>						
	Relay off T <sub>amb</sub> = -40°C @ 5.25 V T <sub>amb</sub> = 125°C @ 5.25 V	I <sub>CC</sub>			15 10	mA mA
Digital input WDI	Pin 11					
Detection low		$V_{ m WDI}$	-0.2		0.3 □ V <sub>CC</sub>	V
Detection high		$V_{ m WDI}$	0.7□V <sub>CC</sub>		V <sub>CC</sub> + 0.2 V	V
Internal pull-down resistor		R <sub>INT11</sub>	10		40	$k\Omega$
Input current low	Input voltage = 0 V	$I_{\mathrm{WDI}}$	-5		5	μΑ
Input current high	Input voltage = 5 V	$I_{\mathrm{WDI}}$	100		550	μΑ
Digital input RELI	Pin 13					
Detection low		V <sub>RELI</sub>	-0.2		0.3 V <sub>CC</sub>	V
Detection high		V <sub>RELI</sub>	0.7□V <sub>CC</sub>		V <sub>CC</sub> + 0.2 V	V
Internal pull-down resistor		R <sub>INT13</sub>	10		40	$k\Omega$
Input current low	Input voltage = 0 V	I <sub>RELI</sub>	-5		5	μΑ
Input current high	Input voltage = 5 V	I <sub>RELI</sub>	100		550	μΑ
Digital input FETI	Pin 12					
Detection low		$V_{FETI}$	-0.2		0.3 V <sub>CC</sub>	V
Detection high		V <sub>FETI</sub>	0.7□V <sub>CC</sub>		V <sub>CC</sub> + 0.2 V	V
Internal pull-down resistor		R <sub>INT12</sub>	10		40	$k\Omega$
Input current low	Input voltage = 0 V	I <sub>FETI</sub>	-5		5	μΑ
Input current high	Input voltage = 5 V	I <sub>FETI</sub>	100		550	μΑ



# **Electrical Characteristics (continued)**

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Digital output N-RES (open	n collector) Pi	in 4				
Saturation voltage low	$I_{reset} \le 3 \text{ mA}$	$V_{SAT4}$			0.5	V
Leakage current	@5V, high state	I <sub>LEAK4</sub>			0.5	μΑ
Reset debounce time (switch to low)	Over– or undervoltage	t <sub>DEB4</sub>	120	320	500	μs
Reset delay (switch back to high)	Over– or undervoltage	t <sub>DEL4</sub>		50		ms
Digital output P-RES (inter	rnal pull-down resistor) Pi	in 3				
Saturation voltage high	I <sub>reset</sub> ≤0.3 mA	V <sub>SAT3</sub>	V <sub>CC</sub> - 0.5 V		V <sub>CC</sub>	V
Leakage current	@0 V, low state	I <sub>LEAK3</sub>			0.5	μΑ
Internal pull-down resistor	@5 V	R <sub>INT3</sub>	25		100	kΩ
Reset debounce time (switch to low)	Over– or undervoltage	t <sub>DEB3</sub>	120	320	500	μs
Reset delay (switch back to high)	Over- or undervoltage	t <sub>DEL3</sub>		50		ms
Digital output N-EN (with	open collector and internal	pull-down r	esistor)	Pin 6	•	•
Saturation voltage high	I ≤ 1 mA	V <sub>SAT6</sub>	V <sub>CC</sub> - 0.5V		V <sub>CC</sub>	V
Leakage current	@ 0 V, low state	I <sub>LEAK6</sub>			0.5	μΑ
Internal pull down resistor	@ 5 V	R <sub>INT6</sub>	25		100	kΩ
Enable debounce time (switch to low)	Over- or undervoltage	t <sub>DEB6</sub>	120	320	500	μs
Enable delay (switch back to high)	Over- or undervoltage	t <sub>DEL6</sub>		85		ms
Digital output P-EN (interr	nal pull-up resistor) Pi	in 5				
Saturation voltage high	I ≤ 3 mA	V <sub>SAT5</sub>			0.5	V
Leakage current	@ 5 V, high state	I <sub>LEAK5</sub>			0.5	μΑ
Internal pull-up resistor	@ 0 V	R <sub>INT5</sub>	12.5		50	kΩ
Enable debounce time (switch to high)	Over– or undervoltage	t <sub>DEB5</sub>	120	320	500	μs
Enable delay (switch back to low)	Over- or undervoltage	t <sub>DEL5</sub>		85		ms
Relay driver (RELO)	Pi	in 1	-		-	•
Saturation voltage	I ≤150 mA	V <sub>SAT1</sub>	0.1		0.5	V
Current limitation		I <sub>LIM</sub>	150		300	mA
Clamping voltage		$V_{CL}$	26		30	V
Turn-off energy			30			mJ
Leakage current	$V_{Batt} = 16 \text{ V}$ $V_{Batt} = 26 \text{ V } @25^{\circ}\text{C}$	I <sub>LEAK1</sub> I <sub>LEAK1</sub>			20 200	μΑ μΑ

Rev. A2, 22-Aug-00 7 (13)



# **Electrical Characteristics (continued)**

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Power-FET output FETO	*) (max. load capacitor at FET	gate 470 pl	F) Pin	9		
Output voltage		V <sub>OUT9</sub>	V <sub>S</sub> + 10 V		V <sub>S</sub> + 15 V	V
Operation range		V <sub>S</sub>	9		20	V
Overvoltage shut down		V <sub>S</sub>	20		24	V
Clamping voltage		V <sub>CL</sub>	26		30	V
On/off frequency		f			200	Hz
Max. current	FETO	I <sub>FETO</sub>	10			μΑ
Max. clamping current		I <sub>FETO</sub>	5			mA
Leakage current	@FETI = low	I <sub>LEAK9</sub>			100	μΑ
Reset and V <sub>CC</sub> control	Pin 14				•	
Lower reset level	Reference SGND	V <sub>CC</sub>	4.5		4.75	V
Upper reset level	Reference SGND	V <sub>CC</sub>	5.25		5.5	V
Hysteresis		V <sub>HYST14</sub>	25		100	mV
Reset debounce time		t <sub>DEB</sub>	120	320	500	μs
Reset delay		t <sub>DEL</sub>	20	50	80	ms
Reset and 3.3V control	Pin 16					I
Lower reset level	Reference SGND	V <sub>3.3V</sub>	2.97		3.13	V
Upper reset level	Reference SGND	V <sub>3.3V</sub>	3.47		3.63	V
Hysteresis		V <sub>HYST16</sub>	15		70	mV
Reset debounce time		t <sub>DEB16</sub>	120	320	500	μs
Reset delay		t <sub>DEL16</sub>	20	50	80	ms
RC oscillator WDC	Pin 10	-				
Oscillator frequency	$R_{OSC} = 39 \text{ k}\Omega$ $C_{OSC} = 3.3 \text{ nF}$	f <sub>WDC</sub>	9	10	11	kHz
Watchdog timing						
Power-on-reset prolongation time		t <sub>POR</sub>	34.3		103.1	ms
Detection time for RC-oscillator fault	$V_{CR} = const.$	t <sub>RCerror</sub>	81.9		246	ms
Time interval for over/under-voltage detection		t <sub>D,OUV</sub>	0.16		0.64	ms
Reaction time of reset output on over/under voltage		t <sub>R,OUV</sub>	0.187		0.72	ms
Nominal frequency for WDI	$f_{RC} = 100 \square  f_{WDI}$	$f_{ m WDI}$	10		500	Hz
Nominal frequency for WDC	$f_{WDI} = 1/100 \square  f_{WDC}$	f <sub>WDC</sub>	1		50	kHz
Minimum pulse duration for a securely WDI input- pulse detection		t <sub>P,WDI</sub>	182			μs

<sup>\*)</sup> Charge-pump frequency 100 to 300 kHz



# **Electrical Characteristics (continued)**

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Frequency range for a correct WDI signal		f <sub>WDI</sub>	64.7		112.5	Hz
Number of incorrect WDI trigger counts for locking the outputs		n <sub>lock</sub>		3		
Number of correct WDI trigger counts for releasing the outputs		n <sub>release</sub>		3		
Detection time for a stucked WDI signal	$V_{WDI} = const.$	twDIerror	24.5		25.5	ms
Watchdog timing relative to	o f <sub>WDC</sub>					
Minimum pulse duration for a securely WDI input- pulse detection				2		cycles
Frequency range for a correct WDI signal			80		170	cycles
Hysteresis range at the WDI ok margins				1		cycle
Detection time for a stucked WDI signal (WDI dropout)	$V_{WDI} = const.$		250		251	cycles

# Protection against transient voltages according to ISO TR 7637–1 level 4 (except pulse 5)

Pulse	Voltage	Source Resistance *	Rise Time	Duration	Amount
1	– 110 V	10 W	100 V/s	2 ms	15.000
2	+ 110 V	10 W	100 V/s	0.05 ms	15.000
3a	– 160 V	50 W	30 V/ns	0.1 ms	1 h
3b	+ 150 V	50 W	20 V/ns	0.1 ms	1 h
5	55 V	2 W	10 V/ms	250 ms	20

<sup>\*</sup> in the case of the relay driver, the coil resistance of  $R_{min}$  = 150  $\Omega$  has to be added to the source resistance.

Rev. A2, 22-Aug-00 9 (13)



# **Timing Diagrams**




Figure 7. Watchdog in too-fast condition




Figure 8. Watchdog in too-slow condition






Figure 9. Overvoltage condition





Figure 10. Undervoltage condition

Rev. A2, 22-Aug-00 11 (13)



# **Package Information**

Package SO16 Dimensions in mm





### **Ozone Depleting Substances Policy Statement**

It is the policy of **TEMIC Semiconductor GmbH** to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**TEMIC Semiconductor GmbH** has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**TEMIC Semiconductor GmbH** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

Data sheets can also be retrieved from the Internet: http://www.temic-semi.com

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423

Rev. A2, 22-Aug-00