
ST-NXP Wireless

IMPORTANT NOTICE

Dear customer,

As from August 2nd 2008, the wireless operations of NXP have moved to a new company, ST-NXP Wireless.

As a result, the following changes are applicable to the attached document.

- **Company name - Philips Semiconductors** is replaced with **ST-NXP Wireless**.
- **Copyright** - the copyright notice at the bottom of each page "© Koninklijke Philips Electronics N.V. 200x. All rights reserved", shall now read: "© ST-NXP Wireless 200x - All rights reserved".
- **Web site** - <http://www.semiconductors.philips.com> is replaced with <http://www.stnwireless.com>
- **Contact information** - the list of sales offices previously obtained by sending an email to sales.addresses@www.semiconductors.philips.com, is now found at <http://www.stnwireless.com> under Contacts.

If you have any questions related to the document, please contact our nearest sales office. Thank you for your cooperation and understanding.

ST-NXP Wireless

AN10038

Interfacing the ISP1582 to the Intel PXA250 Processor

Rev. 03 — 14 August 2006

Application note

Document information

Info	Content
Keywords	isp1582, usb, universal serial bus, pxa250
Abstract	This document explains the interface between the ISP1582 and the Intel [®] Cotulla processor PXA250.

Revision history

Rev	Date	Description
03	20060814	Third release. Updated Fig 1 .
02	20050302	Second release. Updated Fig 1 .
01	20040601	First release.

Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, please send an email to: sales.addresses@www.semiconductors.philips.com

1. Introduction

This document explains interfacing the ISP1582 to the Intel Cotulla PXA250 processor.

2. Interfacing signals

The main ISP1582 signals to consider for connecting to an Intel Cotulla PXA250 processor are:

- A 16-bit data bus (DATA[15:0]) for the ISP1582.
- Eight address lines (A[7:0]) necessary for complete addressing of the ISP1582 internal registers.
- The CS_N line is used to select the ISP1582 in a certain address range of the host system. This input signal is active LOW.
- RD_N and WR_N are common read and write signals. These signals are active LOW.
- DMA channel standard control lines: DREQ, DACK, DIOR and DIOW.
- INT line: It is programmable type, level or edge, and polarity (active HIGH or LOW).
- The RESET_N signal is active LOW.

3. Interface block diagram




Fig 1. Interfacing block diagram

For Direct Memory Access (DMA) to the ISP1582 from the Cotulla chip, the following addresses are used. Using simple logic gates in between Cotulla and the ISP1582 can generate the required DACK signals.

Processor used: CS2#

PIO address map: 0000 0000h to 00FF FFFFh

DMA channel 0 address map: 0200 0000h to 02FF FFFFh

Remark: The DMA must be properly terminated before performing the PIO access, if there is an interrupt during DMA.

Remark: The ISP1582 register space is 8-bit aligned.

In [Fig 1](#), it is assumed that Parallel I/O (PIO) and DMA use this memory spaces. You may choose a different configuration, depending on your requirement.

[Fig 2](#) shows the PXA250 processor interface.




Fig 2. PXA250 processor

4. Legal information

4.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

4.2 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Philips Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

4.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

5. Contents

1.	Introduction	3
2.	Interfacing signals.....	3
3.	Interface block diagram	3
4.	Legal information	5
4.1	Definitions	5
4.2	Disclaimers.....	5
4.3	Trademarks	5
5.	Contents.....	6

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

For more information, please visit: <http://www.semiconductors.philips.com>
For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com

Date of release: 14 August 2006
Document identifier: AN10038_3

