The need for energy consumption reduction brings to the design of more and more efficient power supplies. High efficiency is required not only when the system supplied is fully operating but also when it is in standby condition and absorbs very little power. A common design target for many home appliances is that their power consumption in standby mode be less than 1W.

In this paper a cost-effective solution for the power supply of a 60W 14” TV, with a standby power consumption of less than 1W is presented.

The topology used for this Switch Mode Power Supply is a Quasi-resonant Flyback Converter (See AN1326) in order to reduce the switching losses (ZVS at turn-on) and then to increase efficiency. In order to increase the performance in standby condition the start up network was designed with particular care and the 2nd level of overcurrent protection of the L6565 QR controller is used to obtain an enhanced burst mode operation of the power supply when the system is in standby condition. The power MOS STP7NK80 (BVDSS = 800V, RDSon = 1.5Ω) is used as the power switch.

QR ZVS Flyback topology

In figure 1 a typical Flyback topology is illustrated. CD is the total capacitance of the drain node. It is the sum of the Mosfet’s COSS, transformer intrawinding capacitance, stray capacitance due to the layout of the circuit as well as other contributions reflected from the secondary side.

Figure 1. Flyback topology
The Power Mos is turned off when the drain current reaches a threshold that is fixed by the controller depending on the input and the output voltages. As the secondary winding has run dry of energy, the secondary rectifier no longer conducts and the Power Mos is still off, the tank circuit, made up \( L_p \) and \( C_d \), resonates.

It is an RLC circuit (considering the sum of dissipative effects concentrated in an equivalent resistor \( R_P \)) and the drain voltage follows the natural evolution of such circuit starting from the condition of \( C_d \) charged at \( V_{DSs} \) at \( t = 0 \) (see waveforms in figure 2). \( R_P \) is normally by far less than the critical damping impedance of the tank circuit.

At the point where the drain voltage has a valley (a minimum) we can turn on the Power MOS and we can have a zero voltage turn on (if \( V_{in} \leq V_R \)) or a turn on where \( V_D \) is as close as possible to zero compared with a square wave flyback (see figure 2). This is Quasi-resonant (QR) operation.

**Figure 2. Typical waveforms of QR operation**

The main advantages of this kind of control technique are:

1) At turn-on of the Power Mosfet the energy stored in the capacitor \( C_d \) is dissipated into the power Mosfet itself. Being the energy stored in \( C_d \) proportional to \( V_D^2 \), turning on the Mosfet when \( V_D \) is minimum means minimizing this kind of losses.

2) Probably the main benefit concerns the conducted EMI emission. In mains-operated applications, due to the ripple appearing across the input bulk capacitor, the switching frequency is modulated at twice the mains frequency, with a depth depending on the ripple amplitude. This causes the spectrum to be spread over frequency bands, rather than to be concentrated on single frequency values. Especially when measuring conducted emissions, with the average detection method, the level reduction can be of several dB\( \mu \)V.

3) Another important benefit is a high safety degree under short circuit conditions: since the conduction cycles of the Mosfet are inhibited until the transformer is fully demagnetised, flux run away and, therefore, transformer saturation are not possible. Moreover, as during a short circuit the demagnetisation voltage is very low, the system will be led to work at very low frequency, with a very small duty cycle. As a result, the power that the converter will be able to carry is very low.

4) Finally, the way the system processes power does not change, thus designer's experience with standard Flyback can be fully exploited and there is very little additional know-how needed.
For further information concerning a QR Flyback converter based on controller L6565 you can refer to the Application Note AN1326 and to the datasheet of the controller.

**Standby Consumption Issues**

When the TV set is in standby we need to supply the micro controller, the LED and the IR receiver for the remote control. This supply voltage can be obtained through a linear voltage regulator from one of the low voltage outputs of the converter. Under such conditions the load is very light also because we have to consider that the micro controller is in low consumption working mode.

Most of power consumption in a lightly loaded switching converter is due to the switching losses, thus the lower the switching frequency the lower the losses. In most of the modern Power Supply circuits, when the converter is very lightly loaded, a low frequency working mode is often used. The switching frequency cannot be too low to avoid audible noise. In order to further lower switching frequency the converter can be operated in a "burst" mode, where there are short periods of time where the MOS switches at the normal operation switching frequency spaced out by long periods of time where the MOS does not switch; in this way the average switching frequency can be very low and switching losses can be minimized.

**Burst-mode operation**

In a normal converter realized using the L6565 controller, when the load is very light, a burst-mode operation automatically takes place thanks to the "frequency foldback function" (See App. Note AN1326 and the datasheet of the L6565 controller for details). It is important to notice that with this kind of burst-mode operation the control loop is still active and the output voltages are still regulated.

In a TV power supply, when the system is in standby mode, generally we do not need to have all the output voltages regulated, we need only to guarantee a minimum voltage at the input of the linear voltage regulator that supplies the micro controller. Moreover, the loss reduction offered by the natural burst-mode described before is not enough to meet the "less than 1 Watt" target in this application. With a simple and low-cost additional circuitry it is possible to have an enhanced burst-mode operation that decreases the average switching frequency to a very low value, hence considerably reducing the total losses in the converter. In that case the regulation loop is skipped but the required minimum voltage at the input of the linear voltage regulator can be guaranteed.

**Description of the TV Set Power Supply circuit**

The complete schematic of the realized circuit is shown in figure 3. It is a two output switch mode power supply with a third output for the micro controller, obtained through a voltage regulator (LE50C), from the secondary output (V_{out2} = 14V). The electrical specification is listed in table 1:

**Table 1.**

<table>
<thead>
<tr>
<th>Input Voltage range</th>
<th>88 to 264 Vac</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mains frequency</td>
<td>50-60 Hz</td>
</tr>
<tr>
<td>Maximum output power</td>
<td>60 W</td>
</tr>
<tr>
<td>Output voltages</td>
<td>V_{out1} = 114V; P_{out1} = 55 W</td>
</tr>
<tr>
<td></td>
<td>V_{out2} = 14V; P_{out2} = 4.2 W</td>
</tr>
<tr>
<td>Output of the voltage regulator</td>
<td>V_{out3} = 5V; I_{out_{wup}} = 70mA; I_{out_{stand-by}} = 10mA</td>
</tr>
<tr>
<td>Minimum switching frequency</td>
<td>70 kHz</td>
</tr>
<tr>
<td>Target efficiency</td>
<td>η &gt; 80%</td>
</tr>
<tr>
<td>Maximum standby consumption (@ 220 Vac)</td>
<td>&lt; 1W</td>
</tr>
</tbody>
</table>
Figure 3. Complete schematic of the 60W SMPS for 14” TV
Enhanced Burst-Mode Operation

The start-up circuit plays an important role and it is important to look at its schematic redrawn in fig. 4.

The circuit is basically a current generator including a high-voltage MOS (Q5) that can be disabled through the switch Q6 driven by the output of the error amplifier of the L6565 (COMP). Note that the inverting input of the error amplifier (INV) is connected to ground, while the non-inverting one is internally connected to a voltage reference of 2.5V. When the L6565 is on, the voltage on pin COMP (VCOMP) is high (always > 2.5V) and, when the controller is off, COMP is floating.

During the start-up phase the high voltage MOS is on and the current that charges the capacitor C4 on the VCC pin flows through it. As soon as the L6565 is turned on, VCOMP goes high, which turns on Q6 and, consequently, turns off Q5. Thus, the current flowing in the start up network during normal operation is only that through the two resistors RH1 and RH2 (4.7MΩ each), therefore a really low power is dissipated (10 mW @ 220 Vac).

As previously said, the start-up circuit is arranged as a constant current generator, with the advantage of having a start-up time of the converter independent of the mains voltage. The analytic expression of the current delivered by the generator is:

\[ I_{\text{st-up}} = \frac{V_z + V_{\text{Drop}} - V_{\text{th}}}{\text{RH3}} \]  

(Eq.1)

Vz is the breakdown voltage of the Zener Diode DZ1, VDrop is the voltage drop across D10 and Vth is the conduction threshold gate-source voltage of the MOS Q5 (STQ1NC60).

Figure 4. Start up circuit

In the circuit shown in the schematic of figure 3, the L6565 internal E/A is not used in the feedback loop. During the normal operation of the converter his output (VCOMP) is always at his maximum value of 5.8V. The feedback loop is closed summing the feedback signal to the current sense signal through a resistor (R9 in the schematic) between the current sense resistor and the current sense pin of the L6565. This arrangement allows realizing the enhanced burst-mode operation during standby through the circuit whose schematic is redrawn in figure 5.

If a large current is forced to flow in the resistance R9, the voltage on the current sense pin will exceed the second overcurrent protection threshold and this will disable the gate driver. To re-enable the driver, first the IC must be turned off, that is the VCC voltage must fall below the UVLO threshold.
When the micro controller of the TV gives the standby command, the switch SW1 is open and the 14V output turns on the small signal bipolar transistor Q3. As a result, a big current (as compared to the current that flows during normal operation) is forced to flow in the LED of the opto-coupler and thereby in both the phototransistor and R9. As explained before, this big current will disable the gate driver of the L6565.

When the gate driver is disabled the quiescent current is unchanged and, since no energy is coming from the self-supply circuit, the VCC capacitor (C4) will be discharged below the UVLO threshold after some time. Then the start-up generator will be enabled and a new start-up cycle will begin. The resulting behaviour will be a low frequency intermittent operation that we will refer to as "enhanced burst-mode operation". With such operation the regulation loop used in normal operation of the converter is skipped; another kind of regulation takes place.

The Secondary output of the converter starts to rise until it reaches a threshold \( V_{O\text{max}} \) fixed by the Zener diode DZ3 as \( V_{DZ3} + V_{BE} + V_d \) where \( V_{BE} \) is the base emitter voltage of the small signal transistor Q3 (BC547) and \( V_d \) is the voltage drop of the diode D8 (1N4148) (we can neglect the voltage drop on resistor R21). At this point the gate driver of the controller is disabled and switching is stopped. The length of this idle period is fixed by the discharge time of the capacitor C4 as above explained. During this idle period the output voltages will go down and the minimum values that they reach depends on their individual load.

In order to obtain some design equations we can divide the burst-mode period in three time intervals:

- **Phase 1.** From the moment when the L6565 controller has been just turned off and the start-up circuit starts to re-charge the VCC capacitor C4, to the moment when the controller is turned on, that is the VCC voltage exceeds the turn-on threshold.

- **Phase 2.** From when the L6565 is turned on until the transistor Q3 is turned on and the L6565 stops.

- **Phase 3.** From when the L6565 stops to when the VCC voltage goes down under the low UVLO threshold and the L6565 is turned off.

Our purpose is to obtain simple equations, so some approximations will be introduced. An optimisation can be done, looking at the measurement results, in order to have as good performance as possible.

- **Phase 1.**

After the VCC voltage has fallen below the UVLO off threshold, the start-up cycle begins. The high voltage low current Mos Q5 is on and the capacitor C4 is charged through it and the resistor RH3. The starting value of the voltage on C4 is the UVLO off threshold. The voltage value on C4 when the L6565 is turned on is the turn-on threshold. Their difference is the hysteresis \( V_{CCHys} \). Considering the equation 1 that gives the charging current of the capacitor C4 the charging time of C4 (\( T_{ch-C4} \)) is the following:

\[
T_{ch-C4} = \frac{(V_{th-on} - V_{th-off}) \cdot C4}{I_{st-up}} = \frac{V_{CC\text{Hys}} \cdot RH3 \cdot C4}{V_Z + V_{Drop} - V_{th}}
\]  
(Eq. 2)

- **Phase 2.**

When the L6565 is turned on the voltage on the secondary output is \( V_{O\text{min}} \), the MOSFET starts switching and the output voltages rise. As soon Vout2 reaches the threshold \( V_{DZ3} + V_{BE} + V_d \) the BJT Q3 will be turned on and the gate driver of the L6565 disabled. The duration of this switching phase is typically much shorter than the others and will be neglected.

- **Phase 3.**

The converter is stopped until the VCC voltage falls under the UVLO off threshold. Let's call \( I_q \) the quiescent current of the L6565; the time for discharging the C4 capacitor is:
Summarizing, the total period of the enhanced burst-mode cycle will be:

$$T_{\text{ch} - C4} + T_{\text{disch} - C4} = \frac{V_{\text{cc} Hys} \cdot C_4}{I_q} + \frac{V_{\text{cc} Hys} \cdot \text{RH3} \cdot C_4}{V_z + V_{\text{Drop}} - V_{\text{th}}}$$

(Eq. 4)

Figure 5. Stand by Circuit

How to set the timing of the enhanced burst-mode operation.

To have a well working circuit a minimum input voltage on the linear voltage regulator (V_{OMin}) has to be guaranteed considering its dropout specification. We can summarize the power absorbed by the load (in this case the micro controller, the LED, the receiver for the remote control of the TV and, of course, the power consumption of the voltage regulator) with a constant current source because of the linear voltage regulator.

The consumption of the micro controller that has to be considered in the design is that featured between the turn-on instant and the complete exit of the system from the standby condition.

This is due to the fact that if the TV is turned on at the beginning of the idle phase of the burst period, the discharge of the output capacitor will be faster because the micro is on and absorbs more current. We have to guarantee the correct voltage on the voltage regulator with the micro in on state until the complete restart of the converter. Let us call \( I_{\text{stb}} \) the total output current absorbed during the stand by condition and \( I_{\text{wup}} \) (wake up current) the total output current at the turn on of the micro.

Most of the power in standby condition will be dissipated by the start up network and can be written as:

$$P_{\text{Dst-up}} = \frac{C_4 \cdot V_{\text{cc} Hys} \cdot V_{\text{in}}}{T_{\text{burst}}}$$

(Eq. 5)
being $V_{in}$ the DC voltage on the input bulk capacitor. Switching losses, the power dissipated on the output rectifier diode, and the power dissipated in the input stage are not easy to be evaluated analytically but they are anyway almost independent from the burst period and considerably lower than $P_{D_{stup}}$.

Another quantity that can be evaluated is the power absorbed by the load:

$$P_{Load} = \frac{(V_{O_{Max}} - V_{O_{Min-stb}}) \cdot I_{stb}}{2}$$  \hspace{1cm} (Eq. 6)

$V_{O_{Min-stb}}$ in the valley voltage at the input of the linear regulator while this is absorbing $I_{stb}$ and it is therefore greater than $V_{O_{Min}}$, which corresponds to $I_{W_{up}}$ consumption. We can use the previous equations in order to have a minimum possible value of $T_{burst}$ and, as a rule of thumb, we can assume that the power consumption calculated $(P_{D_{stup}} + P_{Load})$ is 70% of the total power consumption in standby. Hence, considering the 1W consumption target, we have:

$$T_{burst} \geq \frac{C4 \cdot V_{cc_{HYS}} \cdot V_{hV}}{700 \text{mW} - P_{Load}}$$  \hspace{1cm} (Eq. 7)

From equation 5 we see that increasing $T_{burst}$ the power consumption in standby can be made as low as desired, however there is a maximum limit to $T_{burst}$.

Considering that a minimum voltage on the input of the voltage regulator has to be guaranteed, $T_{burst}$ is related to the maximum voltage that we have at the input of the voltage regulator $V_{O_{Max}}$ (Fixed by the Zener diode DZ3) and at the value of the output capacitor $C9$, according to the following equation:

$$V_{O_{Max}} = V_{O_{Min}} + \frac{T_{burst} \cdot I_{W_{up}}}{C9}$$  \hspace{1cm} (Eq. 8)

$V_{O_{Max}}$ in any case has to be lower then the output voltage of the converter during the normal operation; if it were not, the normal control loop would be activated and the behaviour of the converter would be different from what is required. Fixing a low value for $V_{O_{Max}}$ means decreasing the power consumption of the voltage regulator but, as it can be seen, it is not a big part of the total power consumption. At this point the value of $T_{burst}$ and then the values of $C9$ and $V_{O_{Max}}$ is a trade-off between lowering the standby consumption and a not too big output capacitor.

Once fixed all the component values, the $V_{O_{Min-stb}}$ can be calculated as:

$$V_{O_{Min-stb}} = V_{O_{Max}} - \frac{T_{burst} \cdot I_{stb}}{C9}$$  \hspace{1cm} (Eq. 9)

**Standby calculations in the experimental board**

In the board assembled for testing the standby function the Zener diode DZ3 has a Zener voltage of 7.5V. It means that the $V_{O_{Max}}$ value is about 7.5V+0.6V+0.6V=8.7V. The output Capacitor ($C9$) value is: 4700 $\mu$F so from Eq. 8 the maximum $T_{burst}$ value has to be:

$$T_{BurstMax} = \frac{(V_{O_{Max}} - V_{O_{Min}}) \cdot (C9 \cdot 0.8)}{I_{W_{up}} + I_{d}} = \frac{(8.7V - 5.5V)}{70mA + 3mA} \cdot 3760 \mu F = 164ms$$

where the tolerance of the electrolytic capacitor C9 (-20%) and the maximum quiescent current $I_{d}$ of the linear voltage regulator has been considered.

The maximum discharge time of the capacitor $C4$ can be calculated as:

$$T_{disch-C4-Max} = \frac{V_{cc_{HYS}} \cdot C4 \cdot 1.2}{I_{qMin}} = \frac{4.3 \cdot 26.4 \mu F}{1.6mA} = 71ms$$
The value of the capacitor C4 has been multiplied by 1.2 to account for its tolerance, the value of the quiescent current is the minimum from the datasheet of the controller and also the maximum hysteresis of the on/off V CC thresholds has been considered.

The charge time of the capacitor C4 has to be less then $T_{\text{burstMax}} - T_{\text{disch-C4-Max}}$. Following the previous considerations and using eq. 2, a minimum $I_{\text{up}}$, of 1.2 mA is needed. As a result, the values of 10kΩ, for the resistance RH3, and 15V, for the zener voltage of the zener diode DZ1, were chosen.

**Experimental results**

In this section the results of experimental tests on a board manufactured according to the schematic in figure 3 are reported. In table 2 the measured standby consumption at different values of the input voltage are shown:

**Table 2. Standby Input Power Measurements**

<table>
<thead>
<tr>
<th>$V_{\text{in}}$</th>
<th>88Vac</th>
<th>110Vac</th>
<th>220Vac</th>
<th>264Vac</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_{\text{in-stand-by}}$</td>
<td>320mW</td>
<td>390mW</td>
<td>682mW</td>
<td>835mW</td>
</tr>
</tbody>
</table>

Fig. 6 shows the measured waveforms of the output voltages and of the Voltage at the V CC pin.

Channel 1 is the output of the voltage regulator and its value is constant (~5V). Channel 2 is the input of the voltage regulator and here we can see that during the idle phase the voltage decreases linearly (the output capacitor is discharged with a constant current $I_{\text{STB}}$), during the switching phase (note, it is actually very short) this output voltage rises up from $V_{\text{OminSTB}}$ (Ch2Min = 7.48V) to $V_{\text{OMax}}$ (Ch2Max = 8.68V).

**Figure 6. Standby waveforms: steady state with 10 mA load current**

Channel 3 shows the voltage on V CC pin of the controller L6565. As soon as this voltage reaches the UVLO on-threshold the system starts switching but, as soon as the voltage regulator input voltage reaches a value such that the small signal bipolar Q3 is turned on, the gate driver of the L6565 is disabled, the switching is stopped and the V CC voltage decreases until the UVLO off-threshold. At this point the start-up network is on again and
the voltage on VCC pin starts rising.

In Fig. 7 the measured waveforms with 70mA load are shown. 70mA load is used to simulate the wake-up of the micro controller. As can be seen, the voltage regulator input voltage (Ch2) minimum value (VOMin) is 5.52V, something more then the minimum voltage input for the LE50C Voltage regulator.

**Figure 7. Standby waveforms: steady state with 70mA load current**

| Ch1 | 1.00 V | 4.00 V | 2.00 V | M20.0ms | Ch2 | 6.64 V |
| Ch3 |        |        |        |         | Ch3 |        |

**Conclusions**

A low-cost solution for implementing an enhanced burst-mode operation, externally activated, that guarantees a very low consumption in standby condition was proposed. It is based on a different but very simple strategy of control that does not affect the behaviour of the circuit in normal operation. An analytic method to design the standby circuit and estimate the power consumption of the converter in such condition was explained.

**References**

[1] "L6565 Quasi-Resonant Controller" (AN1326)
[2] L6565 datasheets