

PMP4591RevC Test Results

1	Pictures of the converter	1
2	Startup	3
3	Efficiency	4
4	Load Regulation	6
5	Ripple Voltage	8
6	Control Loop Frequency Response	9
7	Load Transients	11
8	Switch Node Waveform	12
9	Thermal Pictures	14

The board is built on PCB from PMP4590 Rev.A, with BOM as PMP4590 Rev.C. It is configured for Master operation.

Design calculations are based on MathCad file TPS40140_5V@10A_PMP4591_RevC and MathCad file TPS40140_16V@4A_PMP4590-1_RevC.

Operations of the board together with a slave one (PMP4591_Rev.C) have been also tested.

1 Pictures of the converter

Figure 1 shows the Master Board.

Figure 2, shows Master and Slave Boards, connected for synchronization from Master to Slave.




Figure 1





Figure 2

2 Startup

The startup waveform is shown in the Figure 3. The input voltage was set at 25V, with full load on the two outputs (16V and 5V).



3 Efficiency

The efficiency curve by varying the IOUT1 (16V /12A) is shown in the Figure 4 below. Input voltage was set at 24V.




Figure 4

Measured values are in the following table.

VIN[V]	IIN[A]	VOUT1[V]	IOUT1[A]	VOUT2[A]	IOUT2[A]	PIN[W]	POUT1[W]	POUT2[W]	POUT [W]	Eff [%]
24.96	9.924	16.2	11.69	5.03	9.996	247.7	189.4	50.3	239.7	0.968
24.2	8.91	16.2	9.8	5.04	9.996	215.6	158.8	50.4	209.1	0.970
24.35	7.436	16.21	7.73	5.04	9.996	181.1	125.3	50.4	175.7	0.970
24.48	6.032	16.21	5.72	5.04	9.996	147.7	92.7	50.4	143.1	0.969
24.62	4.614	16.22	3.65	5.04	9.996	113.6	59.2	50.4	109.6	0.965
24.74	3.321	16.22	1.7	5.04	9.996	82.2	27.6	50.4	78.0	0.949
24.84	2.27	16.22	0	5.04	9.996	56.4	0.0	50.4	50.4	0.893

Table 1

The efficiency curve by varying the IOUT2 (5V /10A) is shown in the Figure 5 below.




Figure 5

VIN[V]	IIN[A]	VOUT1[V]	IOUT1[A]	VOUT2[A]	IOUT2[A]	PIN[W]	POUT1[W]	POUT2[W]	POUT [W]	Eff [%]
24.91	9.98	16.22	11.6	5.03	9.996	248.6	188.2	50.3	238.4	0.959
24.24	9.787	16.2	11.6	5.04	8.025	237.2	187.9	40.4	228.4	0.963
24.29	9.308	16.21	11.6	5.04	6.022	226.1	188.0	30.4	218.4	0.966
24.34	8.849	16.21	11.6	5.04	4.034	215.4	188.0	20.3	208.4	0.967
24.38	8.399	16.21	11.6	5.04	2.031	204.8	188.0	10.2	198.3	0.968
24.29	8.02	16.21	11.6	5.04	0	194.8	188.0	0.0	188.0	0.965

Table2

With no load at both outputs, values in the following table are obtained.

VIN[V]	IIN[A]	VOUT1[V]	IOUT1[A]	VOUT2[A]	IOUT2[A]	PIN[W]
25.18	0.0967	16.24	0	5.05	0	2.4

Table3

4 Load Regulation.

The load regulation of the output is shown in the **Figure 6** below. The input voltages were adjusted to 24V. IOUT1 was varied.





Figure 6

With varying IOUT2 the following





Figure 7 was obtained.






Figure 7

5 Ripple Voltage

The output ripple voltage at VOUT1=16V, with IOUT1=12A (IOUT2=10A), is shown in Figure 8.




Figure 8

C1: Output Ripple 16V output, C2: Switch-node 5V output, C3: Switch-node 12V output (Slave Board), C4: Switch-node 16V output

The output ripple voltage at VOUT2=5V, with IOUT2=10A (IOUT2=12A), is shown in Figure 9.




Figure 9

C1: Output Ripple 5V output, C2: Switch-node 5V output, C4: Switch-node 16V output

6 Control Loop Frequency Response

Figure 10 shows the loop response of the output 16V@12A at full load on both outputs (16V@12A, 12V@4A)




Figure 10

Table 44 summarizes the results from Figure 10

Bandwidth (kHz)	14
Phase margin	63°
slope (20dB/decade)	-1.517
gain margin (dB)	-22
slope (20dB/decade)	-1.36
freq (kHz)	77

Table 4

Figure 101 shows the loop response of the output 5V@10A at full load on both outputs (16V@12A, 12V@4A)




Figure 11

Table 45 summarizes the results from Figure 101

Bandwidth (kHz)	11
Phase margin	56°
slope (20dB/decade)	-1.17
gain margin (dB)	-33
slope (20dB/decade)	-1.2
freq (kHz)	100

Table 5

7 Load Transients

The Figure 12 shows the response to load transients. The load at OUT2 is switching from 1A to 10A. VOUT1 was loaded with 12A.




Figure 12

Figure 13 shows the effect on VOUT1 with a step load from 1 to 12A and viceversa (Iout2=10A).




Figure 13

8 Switch Node Waveforms, stand-alone Master and Master-Slave Operation




Figure 14 - C1: Switch-node 5V out, C2: Switch-node 16V out, full load on both outputs, stand-alone Master Operation




Figure 15 - C1: Switch-node 16V output full load (Slave Board), C2: Switch-node 12V output full load (Slave Board), C4: Synchronizing signal at J7 from the Master Board




Figure 16 - C1: Switch-node 16V out full load (Slave), C2: Switch-node 12V out full load (Slave), C3: Switch-node 16V out (Master) C4: Synch. signal at J7 from the Master Board




Figure 17 - C1: Switch-node 16Vout (12A) (Slave), C2: Switch-node 12Vout (4A) (Slave), C3: Switch-node 16Vout (12A) (Master), C4: Switch-node 5Vout (10A) (Master)

9 Short Circuit Operation

The operation has been tested putting through short condition on the output, removing, and pretending the system to reestablish the output power after soft-starting (Vtrk).

The transitory in turning off has been analyzed in detail according to the following time plots. If the short circuit is removed, the IC restarts after 7 soft start-cycles (hiccup mode).




Figure 18: (Short Circuit on Vout=16V, Iout=12A) C4=Iout, C3=Vout, C2=TRK1 (TP3), C1=VLDIV1(drive)




Figure 19: (Short Circuit on Vout=16V, Iout=12A) C4=Iout, C3=Vout, C2=TRK1 (TP3), C1=Vswitchnode (TP4)




Figure 20: (Short Circuit on Vout=5V, Iout=10A) C4=Iout, C3=Vout, C1= Vtrack2 (TP17)




Figure 21: (Short Circuit removed on Vout=16V, Iout=12A) C4=Iout, C3=Vout, C1=Vtrack2 (TP17)

Values of current limitation for the two outputs are:

- **Vout=16V, Iout_lim=14.8A**
- **Vout=5V, Iout_lim=11.7A**

10 Thermal Pictures

Figure 106 shows the thermal picture of the board at full load on both outputs (16V@12A, 5V@10A) at ambient temperature $T_{amb}=25^{\circ}\text{C}$.




Figure 22

PMP4591RevC Test Results

For Feasibility Evaluation Only, in Laboratory/Development Environments. The reference design is not a complete product. It is intended solely for use for preliminary feasibility evaluation in laboratory / development environments by technically qualified electronics experts who are familiar with the dangers and application risks associated with handling electrical / mechanical components, systems and subsystems. It should not be used as all or part of a production unit.

Your Sole Responsibility and Risk. You acknowledge, represent and agree that:

1. You have unique knowledge concerning Federal, State and local regulatory requirements (including but not limited to Food and Drug Administration regulations, if applicable) which relate to your products and which relate to your use (and/or that of your employees, affiliates, contractors or designees) of the reference design for evaluation, testing and other purposes.
2. You have full and exclusive responsibility to assure the safety and compliance of your products with all such laws and other applicable regulatory requirements, and also to assure the safety of any activities to be conducted by you and/or your employees, affiliates, contractors or designees, using the reference design. Further, you are responsible to assure that any interfaces (electronic and/or mechanical) between the reference design and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard.
3. Since the REFERENCE DESIGN is not a completed product, it may not meet all applicable regulatory and safety compliance standards (such as UL, CSA, VDE, CE, RoHS and WEEE) which may normally be associated with similar items. You assume full responsibility to determine and/or assure compliance with any such standards and related certifications as may be applicable. You will employ reasonable safeguards to ensure that your use of the reference design will not result in any property damage, injury or death, even if the REFERENCE DESIGN should fail to perform as described or expected.

Certain Instructions. Exceeding the specified reference design ratings (including but not limited to input and output voltage, current, power, and environmental ranges) may cause property damage, personal injury or death. If there are questions concerning these ratings please contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may result in unintended and/or inaccurate operation and/or possible permanent damage to the reference design and/or interface electronics. Please consult the reference design User's Guide prior to connecting any load to the reference design output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, some circuit components may have case temperatures greater than 60°C as long as the input and output ranges are maintained at nominal ambient operating temperature. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors which can be identified using the reference design schematic. When placing measurement probes near these devices during normal operation, please be aware that these devices may be very warm to the touch.

Agreement to Defend, Indemnify and Hold Harmless. You agree to defend, indemnify and hold TI, its licensors and their representatives harmless from and against any and all claims, damages, losses, expenses, costs and liabilities (collectively, "Claims") arising out of or in connection with any use of the reference design that is not in accordance with the terms of this agreement. This obligation shall apply whether Claims arise under the law of tort or contract or any other legal theory, and even if the reference design fails to perform as described or expected.

Safety-Critical or Life-Critical Applications. If you intend to evaluate TI components for possible use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, such as devices which are classified as FDA Class III or similar classification, then you must specifically notify TI of such intent and enter into a separate Assurance and Indemnity Agreement.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated