




1 Photos







2 Efficiency



18Vin		Shunt F	Resistance:	0.001999				
Vshunt mV	lout	Vout	Vin	lin	Pin	Pout	Losses	Efficiency
0.00	0.0000	5.970	18.008	0.1046	1.884	0.00	1.88	
8.01	4.0073	5.969	18.014	1.4604	26.308	23.92	2.39	90.9%
15.87	7.9395	5.968	18.021	2.820	50.819	47.38	3.44	93.2%
23.83	11.9217	5.969	18.029	4.202	75.758	71.16	4.60	93.9%
31.79	15.9039	5.968	18.029	5.604	101.035	94.91	6.12	93.9%
39.68	19.8512	5.968	18.037	7.009	126.421	118.47	7.95	93.7%
47.74	23.8834	5.969	18.041	8.468	152.771	142.56	10.21	93.3%
55.53	27.7806	5.968	18.041	9.888	178.389	165.79	12.59	92.9%
61.45	30.7423	5.969	18.000	11.017	198.306	183.50	14.81	92.5%

24Vin								
Vshunt mV	lout	Vout	Vin	lin	Pin	Pout	Losses	Efficiency
0.00	0.0000	5.975	23.96	0.0833	1.996	0.00	2.00	
7.97	3.9872	5.972	24.04	1.0894	26.189	23.81	2.38	90.9%
15.88	7.9445	5.970	24.01	2.118	50.853	47.43	3.42	93.3%
23.81	11.9117	5.969	24.02	3.144	75.519	71.10	4.42	94.1%
31.74	15.8789	5.968	24.03	4.177	100.373	94.77	5.61	94.4%
39.67	19.8462	5.968	24.07	5.217	125.573	118.44	7.13	94.3%
47.63	23.8284	5.968	24.03	6.291	151.173	142.21	8.96	94.1%
53.57	26.8001	5.969	24.04	7.100	170.684	159.97	10.71	93.7%
61.58	30.8073	5.969	23.96	8.236	197.335	183.89	13.45	93.2%

PMP10395 Rev B Test Results



48Vin								
Vshunt mV	lout	Vout	Vin	lin	Pin	Pout	Losses	Efficiency
0.00	0.0000	5.972	48.01	0.0654	3.140	0.00	3.14	
7.95	3.9772	5.971	48.02	0.5635	27.059	23.75	3.31	87.8%
15.88	7.9445	5.970	47.99	1.0840	52.021	47.43	4.59	91.2%
23.87	11.9417	5.970	47.99	1.6062	77.082	71.29	5.79	92.5%
31.73	15.8739	5.969	48.00	2.116	101.568	94.75	6.82	93.3%
39.67	19.8462	5.970	48.01	2.639	126.698	118.48	8.22	93.5%
47.65	23.8384	5.970	47.99	3.172	152.224	142.32	9.91	93.5%
55.54	27.7856	5.970	48.00	3.703	177.744	165.88	11.86	93.3%
61.50	30.7673	5.970	48.05	4.105	197.245	183.68	13.56	93.1%


60Vin								
Vshunt mV	lout	Vout	Vin	lin	Pin	Pout	Losses	Efficiency
0.00	0.0000	5.975	60.01	0.0596	3.577	0.00	3.58	
7.99	3.9972	5.972	60.02	0.4601	27.615	23.87	3.74	86.4%
16.00	8.0045	5.971	60.00	0.8848	53.088	47.79	5.29	90.0%
23.83	11.9217	5.970	60.00	1.2986	77.916	71.17	6.74	91.3%
31.73	15.8739	5.971	60.00	1.7117	102.702	94.78	7.92	92.3%
39.73	19.8762	5.969	60.00	2.131	127.860	118.64	9.22	92.8%
47.61	23.8184	5.970	60.01	2.553	153.206	142.20	11.01	92.8%
55.72	27.8757	5.970	60.00	2.990	179.400	166.42	12.98	92.8%
61.49	30.7623	5.970	60.02	3.304	198.306	183.65	14.66	92.6%



3 Thermal


The thermal images below show the circuit board with a 31A load. The ambient temperature was 25C with approximately 250LFM of air flow.

3.1 24V Input



Area analysis	Value	NO.1
Q4Max	60.2°C	
Q6Max	61.1°C	
T1Max	74.2°C	
Q7Max	72.5°C	
Q1Max	76.6°C	
Q2Max	76.9°C	
Q5Max	76.1°C	
L1 Max	54.6°C	






Area analysis	Value	NO.2
D3Max	62.6°C	
Q8Max	64.9°C	
Q3Max	57.7°C	
R5 Max	63.0°C	




3.2 48V Input



Area analysis	Value	NO.3
Q4 Max	55.2°C	
Q6Max	55.6°C	
T1Max	66.1°C	
Q7Max	63.4°C	
Q1Max	66.4°C	
Q2Max	81.6°C	
Q5Max	82.4°C	
L1 Max	67.5°C	






Area analysis	Value	NO.4
D3 Max	74.3°C	
Q8Max	67.6°C	
Q3Max	62.9°C	
R5 Max	62.3°C	




4 Startup

4.1 18V Input, No Load




4.2 60V Input, No Load






4.3 18V Input, 0.5Ω Load




4.4 60V Input, 0.5Ω Load






5 Output Ripple Voltage

5.1 18V Input, 31A Load




5.2 60V Input, 31A Load






6 Frequency Response




7 Load Transients

7.1 18V Input






7.2 60V Input




8 Switching Waveforms

8.1 Primary FET Vds (Q4 & Q6) - 18Vin, 31A Load






8.2 Primary FET Vds (Q4 & Q6) - 60Vin, 31A Load




8.3 Sync FET Vds (Q1 & Q7) - 18Vin, 31A Load






8.4 Sync FET Vds (Q1 & Q7) - 60Vin, 31A Load




8.5 Sync FETs Vds (Q2 & Q5) - 18Vin, 31A Load





8.6 Sync FET Vds (Q2 & q5) - 60Vin, 31A Load



IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have *not* been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.