

**Test Report
For PMP10739
09/16/2015**



Table of Contents

1. Design Specifications	3
2. Circuit Description and PCB details.....	3
3. PMP10739 Board Photos	4
4. Thermal Data.....	5
5. Efficiency	6
5.1 Efficiency Chart	6
5.2 Efficiency Data.....	7
6 Waveforms.....	8
6.1 Switch Node Voltage and Ripple.....	8
6.2 Frequency Dither	9
6.3 Load Transient.....	11
6.4 Start-up	12
6.5 Short Circuit	14
6.6 Short Circuit Recovery.....	15

1. Design Specifications

Vin Minimum	90VDC
Vin Maximum	110VDC
Vout	12 VDC
Iout	0.3A
Approximate Switching Frequency	~150KHz

2. Circuit Description and PCB details

PMP10739 is a 3.6W buck converter using the UCC28700 controller IC. The design accepts an input voltage of 90Vin to 110Vin and provides an output of 12Vout capable of supplying 0.3A of current to the load. The UCC28700 has a frequency dithering feature for reduced EMI.


The design was built on PMP10739 with a dimension of 58.4mm * 38.1mm. One layer PCB was used for the design, 1oz copper on top layer.

3. PMP10739 Board Photos

Board Dimensions: 58.4mm x 38.1mm




Board Photo (Top)




Board Photo (Bottom)


4. Thermal Data



IR thermal image taken at steady state with 110Vin and 0.3A load (no airflow)




IR thermal image taken at steady state with 100Vin and 0.3A load (no airflow)



IR thermal image taken at steady state with 110Vin and 0.3A load (no airflow)

5. Efficiency

5.1 Efficiency Chart




5.2 Efficiency Data


Vin(V)	Iin(A)	Pin(W)	Vout(V)	Iout(A)	Pout(W)	Losses(W)	Efficiency(%)
90.046	0.002	0.180	12.184	0.000	0.000	0.180	0.000
90.046	0.009	0.810	12.207	0.040	0.488	0.322	60.251
90.046	0.018	1.621	12.140	0.091	1.105	0.516	68.159
90.046	0.026	2.341	12.117	0.140	1.696	0.645	72.458
90.046	0.035	3.152	12.110	0.192	2.325	0.826	73.776
90.045	0.043	3.872	12.112	0.240	2.907	0.965	75.076
90.045	0.051	4.592	12.116	0.287	3.477	1.115	75.720
90.045	0.060	5.403	12.111	0.340	4.118	1.285	76.216
90.045	0.064	5.763	11.188	0.388	4.341	1.422	75.326
90.045	0.061	5.493	9.451	0.438	4.140	1.353	75.364
100.049	0.002	0.200	12.175	0.000	0.000	0.200	0.000
100.049	0.008	0.800	12.206	0.037	0.452	0.349	56.425
100.049	0.016	1.601	12.138	0.089	1.080	0.521	67.485
100.049	0.024	2.401	12.114	0.138	1.672	0.729	69.621
100.049	0.031	3.102	12.106	0.190	2.300	0.801	74.162
100.049	0.039	3.902	12.108	0.237	2.870	1.032	73.543
100.049	0.046	4.602	12.112	0.287	3.476	1.126	75.531
100.049	0.054	5.403	12.105	0.339	4.104	1.299	75.955
100.049	0.057	5.703	11.066	0.388	4.294	1.409	75.290
100.048	0.055	5.503	9.244	0.440	4.067	1.435	73.917
110.000	0.001	0.064	12.160	0.000	0.000	0.064	0.000
110.000	0.005	0.600	12.200	0.037	0.451	0.148	75.296
110.000	0.013	1.386	12.138	0.089	1.080	0.306	77.942
110.000	0.020	2.145	12.114	0.138	1.672	0.473	77.936
110.000	0.027	2.930	12.106	0.190	2.300	0.630	78.492
110.000	0.033	3.630	12.105	0.237	2.869	0.761	79.033
110.000	0.040	4.367	12.107	0.286	3.463	0.904	79.290
110.000	0.047	5.159	12.100	0.339	4.102	1.057	79.510
110.000	0.050	5.456	11.111	0.388	4.311	1.145	79.015
110.000	0.048	5.280	9.300	0.440	4.092	1.188	77.500

6 Waveforms


6.1 Switch Node Voltage and Ripple



Switch Node Voltage at 90Vin and Full (0.3A) Load. Ch2-Primary SW, Ch1-Vout (AC Coupled).




Switch Node Voltage at 100Vin and Full (0.3A) Load. Ch2-Primary SW, Ch1-Vout (AC Coupled).




Switch Node Voltage at 110Vin and Full (0.3A) Load. Ch2-Primary SW, Ch1-Vout (AC Coupled).

6.2 Frequency Dither


The UCC287xx PSR controller uses a frequency dithering scheme to reduce EMI.



Switch Node Frequency Dither at 90Vin and Full (0.3A) Load. Ch1-Primary SW.




Switch Node Frequency Dither at 100V_{in} and Full (0.3A) Load. Ch1-Primary SW.




Switch Node Frequency Dither at 110V_{in} and Full (0.3A) Load. Ch1-Primary SW.


6.3 Load Transient



Load Transient from 50% Load to 100% Load at 90Vin. Ch1-Vout, Ch4-Iout.




Load Transient from 50% Load to 100% Load at 100Vin. Ch1-Vout, Ch4-Iout.




Load Transient from 50% Load to 100% Load at 110Vin. Ch1-Vout, Ch4-Iout.

6.4 Start-up


Startup delay time is controlled by 2M Ω VIN to VDD resistor charging 10 μ F bias capacitor.



Start-up into Full Load at 90Vin. Ch1-Vin, Ch2-Vout. ~4.5s Start-up Delay Time.




Start-up into Full Load at 100Vin. Ch1-Vin, Ch2-Vout. ~4s Start-up Delay Time.




Start-up into Full Load at 110Vin. Ch1-Vin, Ch2-Vout. ~4s Start-up Delay Time.


6.5 Short Circuit



No Load Short Circuit at 90V_{in}. Ch1-Vin, Ch2-Vout, Ch4-Iout.




No Load Short Circuit at 100V_{in}. Ch1-Vin, Ch2-Vout, Ch4-Iout.




No Load Short Circuit at 110V_{in}. Ch1-V_{in}, Ch2-V_{out}, Ch4-I_{out}.


6.6 Short Circuit Recovery



No Load Short Circuit Recovery at 90V_{in}. Ch1-V_{in}, Ch2-V_{out}, Ch4-I_{out}.



No Load Short Circuit Recovery at 100V_{in}. Ch1-V_{in}, Ch2-V_{out}, Ch4-I_{out}.



No Load Short Circuit Recovery at 110V_{in}. Ch1-V_{in}, Ch2-V_{out}, Ch4-I_{out}.

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.