

Test Data For PMP9291 2/5/2014





Table of Contents

1.	Design Specifications	3
2.	Circuit Description	3
3.	PMP9291 Board Photos	4
4.	Thermal Data	6
5.	Efficiency and Line/Load Regulation	7
	5.1 Efficiency Chart	7
	5.2 Efficiency Comparison between PMP9291 (Synchronous Secondary) and PMP9354 (Non- Synchronous Secondary)	8
	5.3 Efficiency and Line/Load Regulation Data	9
	5.4 Line and Load Regulation	10
	5.5 Line and Load Regulation Comparison between Self-Driven Synchronous Rectification and Dioc (Non-Synchronous) Rectification	
	5.6 Line and Load Regulation Comparison between Self-Driven Synchronous Rectification and Dioc	ək
	(Non-Synchronous) Rectification (Zoomed in to light load range)	12
6١	Waveforms	13
	6.1 Load Transient Response	13
	6.2 Startup	16
	6.3 Output Voltage Ripple and Switch Node Voltage	22
7 5	Short Circuit Testing	28



1. Design Specifications

Vin	10.8VDC to 13.2VDC (12VDC Nominal)
Vout	5VDC
lout	0.3A Max.
Approximate Switching Frequency	≈240KHz


2. Circuit Description

PMP9291 is an Isolated Flybuck Converter using a synchronous buck regulator with Self-Driven Synchronous Rectification on the Secondary Side. The design accepts an input voltage of 10.8 Vin to 13.2 Vin and provides an isolated output of 5 Vout capable of supplying a maximum of 0.3 A of current to the load. This design was built on a 4-layer PCB. The secondary-side self-driven synchronous rectification offers benefits of higher efficiency, no need for pre-load, and much lower output voltage tolerances $(4.916 \text{Vout} \pm 3.1\% \text{ over entire line}$ and load range) without the need for opto-coupler and discrete voltage reference. A comparison of output voltage regulation over line and load between this design and an analogous non-synchronous flybuck converter (PMP9354) are given and compared in Sections 5.5 and 5.6. The design uses a readily-available off-the-shelf VERSA-PAC series transformer.




3. PMP9291 Board Photos

Board Dimensions: 2" x 2.7"



Board Photo (Top)






Board Photo (Bottom)



4. Thermal Data




IR thermal image taken at steady state with 12Vin and 0.3A load (no airflow)




5. Efficiency and Line/Load Regulation

5.1 Efficiency Chart





5.2 Efficiency Comparison between PMP9291 (Synchronous Secondary) and PMP9354 (Non-Synchronous Secondary)






5.3 Efficiency and Line/Load Regulation Data

		-				
Vin (V)	lin (mA)	Vout (V)	lout (mA)	Pin (W)	Pout (W)	Efficiency (%)
10.80	13.271	4.9788	0	0.1433	0.0000	
10.80	25.338	4.974	29.992	0.2736	0.1492	54.5
10.80	37.43	4.9663	59.996	0.4042	0.2980	73.7
10.80	51.216	4.9583	90.008	0.5530	0.4463	80.7
10.80	65.507	4.9475	119.992	0.7073	0.5937	83.9
10.80	79.887	4.9336	150.03	0.8625	0.7402	85.8
10.80	94.497	4.9173	180	1.0202	0.8851	86.8
10.80	109.32	4.8984	210.02	1.1802	1.0288	87.2
10.80	125.72	4.8772	240.01	1.3574	1.1706	86.2
10.80	140.41	4.8273	270.03	1.5160	1.3035	86.0
10.80	154.71	4.7636	300.02	1.6704	1.4292	85.6
Vin (V)	lin (mA)	Vout (V)	lout (mA)	Pin (W)	Pout (W)	Efficiency (%)
12.00	14.07	5.026	0	0.1688	0.0000	
12.00	24.777	5.0227	30.013	0.2972	0.1507	50.7
12.00	35.575	5.0194	59.998	0.4268	0.3012	70.6
12.00	47.875	5.0151	90.001	0.5744	0.4514	78.6
12.00	60.822	5.0088	119.997	0.7297	0.6010	82.4
12.00	73.89	5.0006	150.03	0.8865	0.7502	84.6
12.00	87.157	4.9907	180	1.0455	0.8983	85.9
12.00	100.575	4.9783	210.02	1.2065	1.0455	86.7
12.00	114.06	4.9602	240	1.3683	1.1904	87.0
12.00	128.52	4.912	270.01	1.5419	1.3263	86.0
12.00	141.66	4.86	300.02	1.6994	1.4581	85.8
Vin (V)	lin (mA)	Vout (V)	lout (mA)	Pin (W)	Pout (W)	Efficiency (%)
13.20	14.689	5.0688	0	0.1939	0.0000	
13.20	24.312	5.0663	29.993	0.3208	0.1520	47.4
13.20	34.024	5.0642	59.997	0.4490	0.3038	67.7
13.20	45.109	5.0615	90	0.5953	0.4555	76.5
13.20	56.921	5.0575	119.995	0.7512	0.6069	80.8
13.20	68.858	5.0526	150.01	0.9087	0.7579	83.4
13.20	80.998	5.046	180.01	1.0688	0.9083	85.0
13.20	93.285	5.0382	210.02	1.2310	1.0581	86.0
13.20	105.41	5.0145	240.01	1.3910	1.2035	86.5
13.20	117.309	4.9736	270.01	1.5480	1.3429	86.8
13.20	130.7	4.9305	300	1.7248	1.4792	85.8




5.4 Line and Load Regulation






5.5 Line and Load Regulation Comparison between Self-Driven Synchronous Rectification and Diode (Non-Synchronous) Rectification






5.6 Line and Load Regulation Comparison between Self-Driven Synchronous Rectification and Diode (Non-Synchronous) Rectification (Zoomed in to light load range)






6 Waveforms

6.1 Load Transient Response




Load Transient Response at 10.8Vin and 50%-to-100% (150mA-to-300mA) Load Step





Load Transient Response at 12Vin and 50%-to-100% (150mA-to-300mA) Load Step






Load Transient Response at 13.2Vin and 50%-to-100% (150mA-to-300mA) Load Step




6.2 Startup



Startup into No Load at 10.8Vin


2/5/14






Startup into Full (300mA) Resistive Load at 10.8Vin






Startup into No Load at 12Vin






Startup into Full (300mA) Resistive Load at 12Vin





Startup into No Load at 13.2Vin






Startup into Full (300mA) Resistive Load at 13.2Vin








Switch Node and Secondary-Side Output Voltage Ripple at 10.8Vin and No Load (Vripple ≈ 43mVp-p)






Switch Node and Secondary-Side Output Voltage Ripple at 10.8Vin and Full (300mA) Load


(Vripple ≈ 230mVp-p)





Switch Node and Secondary-Side Output Voltage Ripple at 12Vin and No Load (Vripple ≈ 45mVp-p)






Switch Node and Secondary-Side Output Voltage Ripple at 12Vin and Full (300mA) Load


(Vripple ≈ 200mVp-p)





Switch Node and Secondary-Side Output Voltage Ripple at 13.2Vin and No Load (Vripple ≈ 65mVp-p)






Switch Node and Secondary-Side Output Voltage Ripple at 13.2Vin and Full (300mA) Load

(Vripple ≈ 180mVp-p)




7 Short Circuit Testing




Short Circuit Application and Recovery at 10.8Vin (applied from no load, recovered into no load)





Short Circuit Application and Recovery at 12Vin (applied from no load, recovered into no load)





Short Circuit Application and Recovery at 13.2Vin (applied from no load, recovered into no load)

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have *not* been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.