



1 Photos

The photograph below shows the PMP10344 Rev B prototype assembly. This circuit was built using a PMP10344 Rev A PCB.








2 Standby Power

No Load	Pin (W)
115VAC/60Hz	0.07
230VAC/50Hz	0.104
680VDC L-L	0.271

3 Efficiency



115VAC/6	0Hz Line-N	leutral										
Outp	out #1	Outp	ut #2	Outp	ut #3							
lout	Vout	lout	Vout	lout	Vout	Vin	lin	Pin	PF	Pout	Losses	Efficiency
0.000	12.80	0.000	12.80	0.00	12.80	115.0	0.0059	0.070		0.00	0.07	
0.085	11.56	0.086	11.59	0.090	11.55	115.0	0.0770	3.829	0.432	3.02	0.81	78.8%
0.176	11.59	0.173	11.63	0.174	11.60	115.0	0.1415	7.608	0.467	6.07	1.54	79.8%
0.264	11.62	0.266	11.66	0.264	11.63	115.0	0.2056	11.560	0.489	9.24	2.32	79.9%
0.350	11.65	0.347	11.69	0.349	11.66	115.0	0.2647	15.32	0.503	12.20	3.12	79.7%
0.438	11.68	0.438	11.72	0.430	11.69	115.0	0.3253	19.25	0.515	15.28	3.97	79.4%
0.527	11.73	0.535	11.77	0.526	11.74	115.0	0.3905	23.52	0.524	18.65	4.87	79.3%
0.614	11.77	0.629	11.81	0.613	11.78	115.0	0.4533	27.56	0.529	21.88	5.68	79.4%
0.705	11.80	0.704	11.84	0.683	11.81	114.9	0.5122	31.21	0.530	24.72	6.49	79.2%
230VAC/5	0Hz Line-N	leutral										
Outp	out #1	Outp	ut #2	Outp	ut #3							
lout	Vout	lout	Vout	lout	Vout	Vin	lin	Pin	PF	Pout	Losses	Efficiency
0.000	12.90	0.000	12.90	0.00	12.90	229.8	0.0077	0.104		0.00	0.10	
0.085	11.53	0.086	11.57	0.084	11.55	229.8	0.0488	3.876	0.346	2.95	0.93	76.0%
0.172	11.57	0.175	11.60	0.175	11.58	229.8	0.0867	7.664	0.384	6.05	1.62	78.9%
0.262	11.61	0.260	11.65	0.260	11.62	229.8	0.1220	11.354	0.405	9.09	2.26	80.1%
0.349	11.64	0.346	11.68	0.351	11.65	229.8	0.1568	15.14	0.420	12.19	2.95	80.5%
0.438	11.67	0.438	11.71	0.432	11.68	229.8	0.1913	18.95	0.431	15.29	3.66	80.7%
0.528	11.71	0.536	11.75	0.526	11.72	229.8	0.2278	23.09	0.441	18.65	4.44	80.8%
0.615	11.76	0.628	11.79	0.612	11.77	229.8	0.2615	26.94	0.448	21.84	5.10	81.1%

229.8

0.2912

0.700

11.79

0.704

11.83

0.683

0.454

24.65

5.72

81.2%

30.37






680VDC L	ine-Line										
Outp	ut #1	Outp	ut #2	Outp	ut #3						
lout	Vout	lout	Vout	lout	Vout	Vin	lin	Pin	Pout	Losses	Efficiency
0.000	13.00	0.000	13.00	0.00	13.00	678	0.00040	0.271	0.00	0.27	
0.085	11.54	0.086	11.56	0.085	11.53	677	0.00622	4.211	2.96	1.26	70.2%
0.174	11.56	0.177	11.59	0.177	11.56	676	0.01218	8.234	6.11	2.12	74.2%
0.263	11.59	0.265	11.62	0.265	11.59	676	0.01767	11.945	9.20	2.75	77.0%
0.351	11.62	0.346	11.66	0.349	11.63	676	0.02296	15.521	12.17	3.35	78.4%
0.440	11.65	0.437	11.69	0.430	11.66	675	0.02844	19.197	15.25	3.95	79.4%
0.528	11.70	0.534	11.73	0.526	11.71	675	0.03445	23.254	18.60	4.65	80.0%
0.614	11.73	0.627	11.77	0.611	11.74	674	0.04012	27.041	21.76	5.29	80.5%
0.702	11.76	0.701	11.80	0.682	11.77	674	0.0452	30.465	24.55	5.91	80.6%

Vin	Pin	V	out	lout	Load	Efficiency	Avg. Eff.
115VAC/60Hz	7.61	11	1.59	0.176	25%	79.79%	79.49%
	15.32	11	1.65	0.350	50%	79.66%	
	23.52	11	1.73	0.527	75%	79.31%	
	31.21	11	1.80	0.705	100%	79.21%	
230VAC/50Hz	7.66	11	1.57	0.172	25%	78.90%	80.34%
	15.14	11	1.64	0.349	50%	80.54%	
	23.09	11	1.71	0.528	75%	80.75%	
	30.37	11	1.79	0.700	100%	81.16%	


4 Current Limit

Test performed on output #1. Outputs 2 and 3 were unloaded.





5 Cross Regulation






6 Thermal Images

The ambient temperature was 25°C. The outputs were loaded with 0.7A each.

6.1 115VAC/60Hz Line-Neutral







Area analysis	Value	NO.1
T1 Max	80.1°C	
RF1 Max	61.2°C	

Area analysis	Value	NO.2
D3Max	70.3°C	
D5Max	73.2°C	
D9 Max	67.9°C	
Q1Max	71.3°C	
D2Max	108.4°C	
D4Max	82.8°C	
R1 Max	79.2°C	

6.2 230VAC/50Hz Line-Neutral









Area analysis	Value	NO.3
T1 Max	81.5°C	

Area analysis	Value	NO.4
D3Max	70.1°C	
D5Max	73.0°C	
D9 Max	67.5°C	
Q1Max	67.8°C	
D2Max	102.3°C	
D4Max	78.1°C	
R1 Max	75.4°C	



6.3 680VDC Line-Line







Area analysis	Value	NO.5
T1 Max	77.8°C	

Area analysis	Value	NO.6
D3Max	64.0°C	
D5Max	67.8°C	
D9 Max	62.8°C	
Q1Max	75.7°C	
D2Max	92.0°C	
D4Max	72.4°C	
R1 Max	72.6°C	


7 Startup

7.1 115VAC/60Hz Line-Neutral Startup – 0A Load on all 3 outputs






7.2 230VAC/50Hz Line-Neutral Startup – 0A Load on all 3 outputs




7.3 680VDC Line-Line Startup – 0A Load on all 3 outputs






7.4 115VAC/60Hz Line-Neutral Startup – 0.7Ω Load on all 3 outputs




7.5 230VAC/50Hz Line-Neutral Startup – 0.7Ω Load on all 3 outputs






7.6 680VDC Line-Line Startup – 0.7Ω Load on all 3 outputs



8 Output Ripple Voltage


All outputs were loaded with 0.7A.

8.1 Output #1 Ripple Voltage, 115VAC/60Hz Line-Neutral






8.2 Output #1 Ripple Voltage, 230VAC/50Hz Line-Neutral




8.3 Output #1 Ripple Voltage, 680VDC Line-Line






8.4 Output #2 Ripple Voltage, 115VAC/60Hz Line-Neutral




8.5 Output #2 Ripple Voltage, 230VAC/50Hz Line-Neutral






8.6 Output #2 Ripple Voltage, 680VDC Line-Line




8.7 Output #3 Ripple Voltage, 115VAC/60Hz Line-Neutral






8.8 Output #3 Ripple Voltage, 230VAC/50Hz Line-Neutral



8.9 Output #3 Ripple Voltage, 680VDC Line-Line




9 Load Transients


100mA to 600mA step applied to output #1. Outputs #2 and #3 loaded with 0.35A each.



9.1 115VAC/60Hz Line-Neutral




9.2 230VAC/50Hz Line-Neutral






9.3 680VDC Line-Line



10 Switching Waveforms


The input was 680VDC Line-Line. The outputs were loaded with 0.7A each.

10.1 Q1 Drain Voltage






10.2 D9 Anode Voltage




10.3 D5 Anode Voltage






10.4 D3 Anode Voltage






11 Conducted Emissions







IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have *not* been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.