

TIDA-00572


Test Report

TPS51623 Intel® Pentium™ N3700
VCC0+VCC1 rail design


PVCCP- Configuration

- 1-phase mode
- MOSFET: TI Power Stage: CSD97374Q4M
- Inductor: 0.67uH,3.6mohm
- Output Capacitor:
 - Ceramic: 30x22uF
- Max VCC0+VCC1 Current: 6.4A
- Frequency: 1MHz
- Zero Load-line
- Ramp 100mV
- OSR disabled
- Slew Rate: 10mV/us


Frequency Variation




PS0 Efficiency



Loadline




Analog Current Monitor Output (IMON)




Ripple and jitter (PS0 state, limit +/-10mV)

Vin 9V




Load 0A
Ripple(pk-pk): 8mV




Load 6A
Ripple(pk-pk): 7.1mV

Ripple and jitter (PS0 state, limit: +/- 10mV) Vin 12V




Load 0A
Ripple(pk-pk): 8mV




Load 6A
Ripple(pk-pk): 8mV

Ripple and jitter (PS0 state, limit: +/- 10mV) Vin 15V




Load 0A
Ripple(pk-pk): 8mV




Load 6A
Ripple(pk-pk): 8mV

Ripple and jitter (PS2 state, limit: +30/-20 mV) Vin 9V




Load 0A
Ripple(pk-pk): 10mV




Load 3A
Ripple (pk-pk): 8.3mV

Ripple and jitter (PS2 state, limit: +30/-20 mV) Vin 12V




Load 0A
Ripple(pk-pk): 10mV




Load 3A
Ripple (pk-pk): 9mV

Ripple and jitter (PS2 state, limit: +30/-20 mV) Vin 15V



Load 0A
Ripple(pk-pk): 11mV




Load 3A
Ripple (pk-pk): 9mV

Load Transient Performance 2A to 6A(Varying load frequency) (PS0 state)- 50% duty cycle

DC and AC ripple guideline: +/-35mV




Freq: 1.2kHz



Freq: 10kHz

Freq: 26kHz






Freq: 58kHz



Freq: 105kHz



Freq: 256kHz




Freq: 450kHz


Result: Output Voltage waveform well within the +35 mV line at all frequencies




Freq: 507Hz



Freq: 5.1kHz




Freq: 19kHz




Freq: 56kHz




Freq: 100kHz



Freq: 200kHz




Freq: 310kHz



Freq: 450kHz

Result: Output Voltage waveform well above the -35 mV line at all frequencies

Load transient continued...





Overshoot waveform



Undershoot waveform

Dynamic VID


1V-1.3V Fast-Fast 2A load




Fall Slew rate: 9.42mV/μs

Rise Slew rate: 9.98 mV/μs







Droop: 21 mV



Overshoot: 28mV


Dynamic VID


1.0V-1.3V Slow-Slow 2A load




Fall Slew rate: 2.44 mV/us

Rise Slew rate: 2.49 mV/us






Droop: 10.8mV




Overshoot: 21mV

Dynamic VID

1.0V-1.3V Fast-Slow 2A load




Fall Slew rate: 2.38 mV/us




Rise Slew rate: 10.06 mV/us

Dynamic VID

1.0V-1.3V Fast-Slow 2A load





Droop: 9.5mV



Overshoot: 25 mV


Dynamic VID

1.0V-1.3V Fast-Decay 2A load



Decay Fall Slew rate: 4 mV/us

Rise Slew rate: 10.04 mV/us




Dynamic VID

1.0V-1.3V Fast-Decay 2A load




Droop: 29mV



Overshoot: 22mV



PS transition

PS0-PS2 0A load




PS transition

PS0-PS2 0.5A load





PS0 to PS2 voltage change: 7.3mV





PS2 to PS0 voltage change: 5.7mV

PS transition


PS0-PS3 0A load



PS transition PS0-PS3 0.5A load





PS0 to PS3 voltage change: 9.5mV




PS3 to PS0 voltage change: 11mV

PS transition

PS0-PS3 1A load





PS0 to PS3 voltage change: 7.93mV



PS3 to PS0 voltage change: 8.4mV


PS transition

PS2-PS3 1A load



PS2 to PS3 voltage change: 8.9mV

PS3 to PS2 voltage change: 10mV



IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.