



## 1 Startup


The photo below shows the **15V#1** and **5V#1** output voltage startup waveform, measured at TP2 and TP11, after the input voltage is applied.  $V_{in} = 24V$ ,  $I_{out} = 0A$ . (5V/DIV, 5ms/DIV)




The photo below shows the **15V#1** and **5V#1** output voltage startup waveform, measured at TP2 and TP11, after the input voltage is applied.  $V_{in} = 24V$ ,  $I_{out} = 0.15A$ . (5V/DIV, 5ms/DIV)



The photo below shows the **15V#2 and 5V#2** output voltage startup waveform, measured at TP16 and TP20, after the input voltage is applied.  $V_{in} = 24V$ ,  $I_{out} = 0A$ . (5V/DIV, 5mS/DIV)



The photo below shows the **15V#2 and 5V#2** output voltage startup waveform, measured at TP16 and TP20, after the input voltage is applied.  $V_{in} = 24V$ ,  $I_{out} = 0.15A$ . (5V/DIV, 5mS/DIV)




## 2 Cross Regulation and Efficiency

Cross regulation data for +15V#1/+5V#1 and +15V#2/+5V#2 converters are shown in the table below. All other outputs are operating and unloaded. The efficiency data is for the entire board, but only one set of outputs are loaded. Efficiency data is shown before (Vunreg) and after (Vreg) the linear regulators.


Vin	Iin	V unreg +15V#1	Vout +15#1	Iout +15V#1	V unreg +5V#1	Vout +5#1	Iout +5V#1	Vunreg Eff	Vreg Eff
21.5642	0.1806	<b>15.98</b>	14.83	0.1499	<b>5.95</b>	5.004	0.1532	0.849	0.768
21.5732	0.1335	15.98	14.83	0.1500	7.03	5.016	0	0.832	0.772
21.5843	0.0624	17.31	14.86	0	5.95	5.005	0.1532	0.676	0.569
21.5918	0.0154	17.31	14.86	0	7.07	5.016	0	0.000	0.000
24.0121	0.1821	17.89	14.83	0.1499	6.69	5.004	0.1532	0.848	0.684
24.0193	0.1349	17.90	14.83	0.1499	7.84	5.016	0	0.828	0.686
24.0300	0.0637	19.12	14.86	0	6.70	5.004	0.1532	0.671	0.501
24.0371	0.0167	19.13	14.86	0	7.88	5.016	0	0.000	0.000
26.4157	0.1833	19.77	14.83	0.1499	7.43	5.004	0.1532	0.847	0.617
26.4225	0.1361	19.78	14.83	0.1499	8.62	5.016	0	0.825	0.618
26.4328	0.0650	21.23	14.86	0	7.43	5.004	0.1532	0.663	0.446
26.4396	0.0179	<b>21.28</b>	14.86	0	<b>8.67</b>	6.016	0	0.000	0.000
Vin	Iin	V unreg +15V#2	Vout +15#2	Iout +15V#2	V unreg +5V#2	Vout +5#2	Iout +5V#2		
21.5682	0.1920	<b>15.97</b>	14.93	0.1508	<b>5.98</b>	5.057	0.1548	0.805	0.733
21.5754	0.1390	16.11	14.93	0.1508	6.59	5.064	0	0.810	0.751
21.5851	0.0675	17.06	14.95	0	6.12	5.058	0.1548	0.650	0.537
21.5921	0.0150	18.47	14.95	0	7.14	5.064	0	0.000	0.000
24.0132	0.1920	17.95	14.93	0.1508	6.79	5.057	0.1548	0.815	0.658
24.0204	0.1403	18.11	14.93	0.1509	7.42	5.063	0	0.811	0.669
24.0301	0.0685	19.10	14.95	0	6.94	5.057	0.1548	0.653	0.476
24.0371	0.0165	20.56	14.95	0	8.01	5.064	0	0.000	0.000
26.4161	0.1935	19.91	14.93	0.1509	7.60	5.055	0.1547	0.818	0.594
26.4232	0.1415	20.07	14.93	0.1509	8.24	5.063	0	0.810	0.603
26.4328	0.0698	21.11	14.95	0	7.75	5.055	0.1547	0.650	0.424
26.4398	0.0179	<b>22.62</b>	14.95	0	<b>8.86</b>	5.063	0	0.000	0.000

### 3 Output Ripple Voltage


The output ripple voltage is shown in the figure below. The image was taken with the **5V#1** output loaded to **0.15A** and the input voltage set to 26.4V. (20mV/DIV, 5uS/DIV)




The output ripple voltage is shown in the figure below. The image was taken with the **15V#1** output loaded to **0.15A** and the input voltage set to 26.4V. (20mV/DIV, 5uS/DIV)



The output ripple voltage is shown in the figure below. The image was taken with the **5V#2** output loaded to **0.15A** and the input voltage set to 26.4V. (20mV/DIV, 5uS/DIV)




The output ripple voltage is shown in the figure below. The image was taken with the **15V#2** output loaded to **0.15A** and the input voltage set to 26.4V. (20mV/DIV, 5uS/DIV)




## 4 Load Transients


The photo below shows the **5V#1** output voltage (ac coupled) when the load current is stepped between 0A and 0.15A.  $V_{in} = 24V$ .  
(50mV/DIV, 100mA/DIV, 200uS/DIV)




The photo below shows the **15V#1** output voltage (ac coupled) when the load current is stepped between 0A and 0.15A.  $V_{in} = 24V$ .  
(50mV/DIV, 100mA/DIV, 200uS/DIV)



The photo below shows the **5V#2** output voltage (ac coupled) when the load current is stepped between 0A and 0.15A.  $V_{in} = 24V$ .  
(50mV/DIV, 100mA/DIV, 200uS/DIV)




The photo below shows the **15V#2** output voltage (ac coupled) when the load current is stepped between 0A and 0.15A.  $V_{in} = 24V$ .  
(50mV/DIV, 100mA/DIV, 200uS/DIV)




## 5 Switch Node Waveforms

The photo below shows the switch node voltages of **15V#1** and **5V#1**, measured at TP4 and TP12 and the PHASE clock signal. **V<sub>in</sub> = 21.6V**, **I<sub>out</sub> = 0A**. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of **15V#1** and **5V#1**, measured at TP4 and TP12 and the PHASE clock signal. **V<sub>in</sub> = 21.6V**, **I<sub>out</sub> = 0.15A**. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)







The photo below shows the switch node voltages of **15V#1** and **5V#1**, measured at TP4 and TP12 and the PHASE clock signal. **V<sub>in</sub> = 26.4V**, **I<sub>out</sub> = 0A**. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of **15V#1** and **5V#1**, measured at TP4 and TP12 and the PHASE clock signal. **V<sub>in</sub> = 26.4V**, **I<sub>out</sub> = 0.15A**. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of **15V#2** and **5V#2**, measured at TP18 and TP25 and the PHASE clock signal. **V<sub>in</sub> = 21.6V**, **I<sub>out</sub> = 0A**. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of **15V#2** and **5V#2**, measured at TP18 and TP25 and the PHASE clock signal. **V<sub>in</sub> = 21.6V**, **I<sub>out</sub> = 0.15A**. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)



The photo below shows the switch node voltages of **15V#2** and **5V#2**, measured at TP18 and TP25 and the PHASE clock signal. **V<sub>in</sub> = 26.4V**, **I<sub>out</sub> = 0A**. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of **15V#2** and **5V#2**, measured at TP18 and TP25 and the PHASE clock signal. **V<sub>in</sub> = 26.4V**, **I<sub>out</sub> = 0.15A**. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)



## 6 Photo


The photo below shows the PMP11373 REVB evaluation board.






## 7 Thermal Image

The thermal image below shows the temperature rise with 24Vin and 15V#1 @ 0.15A and 5V#1 @ 0.15A, with no airflow. All other outputs are unloaded.



The thermal image below shows the temperature rise with 24Vin and 15V#2 @ 0.15A and 5V#2 @ 0.15A, with no airflow. All other outputs are unloaded.



## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.