


## 1 Photo of the prototype:

The reference design PMP11753 Rev\_C has been built on PMP11753 Rev\_A PCB




## 2 Startup

The output voltage behavior for both outputs is shown in the images below. The input voltage was set to 325Vdc. The outputs were fully loaded for the upper picture and unloaded for the bottom one.


**Ch.2: Vout\_1 (5V/div, 20ms/div, 20MHz BWL)**

**Ch.3: Vout\_2 (5V/div, 20MHz BWL)**

**Full load on both outputs:**



**No load on both outputs:**




### 3 Efficiency

The efficiency data are shown in the tables and graphs below.

The input voltage has been set respectively to 170Vrms, 230Vrms and 264Vrms.

Both outputs have been loaded from 0 to full load proportionally.





Vin (Vrms)	V <sub>2</sub> (V)	I <sub>2</sub> (mA)	V <sub>1</sub> (V)	I <sub>1</sub> (mA)	Pout (W)	Pin (W)	Eff. (%)
170	24.97	0.0	23.77	0.0	0.00	0.075	0.0%
170	24.44	98.5	23.88	16.1	2.79	3.360	83.1%
170	24.41	195.8	23.86	32.1	5.55	6.481	85.6%
170	24.26	397.4	23.77	61.5	11.10	12.695	87.5%
170	24.20	1055	23.76	149.7	29.09	32.78	88.7%
170	24.16	1412	23.74	211.4	39.13	43.65	89.7%
170	24.02	2017	23.64	302.3	55.59	62.97	88.3%

Vin (Vrms)	V <sub>2</sub> (V)	I <sub>2</sub> (mA)	V <sub>1</sub> (V)	I <sub>1</sub> (mA)	Pout (W)	Pin (W)	Eff. (%)
230	24.96	0.0	23.72	0.0	0.00	0.065	0.0%
230	24.50	97.1	23.91	16.0	2.76	3.421	80.7%
230	24.39	193.0	23.82	32.0	5.47	6.470	84.5%
230	24.34	391.6	23.82	61.5	11.00	12.660	86.9%
230	24.36	996	23.90	149.7	27.84	31.67	87.9%
230	24.34	1389	23.89	211.3	38.86	43.76	88.8%
230	24.20	1990	23.79	302.0	55.34	63.15	87.6%

Vin (Vrms)	V <sub>2</sub> (V)	I <sub>2</sub> (mA)	V <sub>1</sub> (V)	I <sub>1</sub> (mA)	Pout (W)	Pin (W)	Eff. (%)
264	24.92	0.0	23.63	0.0	0.00	0.08	0.0%
264	24.47	96.5	23.86	16.0	2.74	3.430	80.0%
264	24.43	191.1	23.84	32.0	5.43	6.520	83.3%
264	24.34	387.3	23.81	61.5	10.89	12.685	85.9%
264	24.38	991	23.91	149.6	27.74	31.56	87.9%
264	24.35	1388	23.90	211.3	38.85	43.70	88.9%
264	24.27	1986	23.84	302.0	55.40	62.95	88.0%

#### 4 Output Voltage Regulation versus Output Power

The output voltage variation of both outputs versus total load, for the three input voltages, is plotted below.





## 5 Cross Regulation

The output voltage variation, by unbalancing the outputs, has been measured with the converter supplied at 230Vrms. The results are shown in the table below:

Iout_1 Current	Iout_2 Current	Vout_1 Voltage	Vout_2 Voltage
0	2A	26.46V	24.06V
302mA	0	22.39V	26.95V

## 6 Current Limit

The current limit behavior is shown in the graphs below.





## 7 Parallel of two units (on Vout\_2 output only)


The table below shows how two converters behave when connected with the outputs “Vout\_2” in parallel. The input voltage has been set to 230Vrms and each output current has been measured. The “Delta” variation is referred in % to the average output current. The output Vout\_1 on each converter has been loaded proportionally to Vout\_2 and separately.



Vin (Vrms)	V_2 (V)	I_2_1 (mA)	I_2_2 (mA)	Itot (mA)	Delta (%)	V_1 (V)	I_1 (mA)
230	24.72	0	0	0	0	23.1	0.0
230	25.01	102.7	77.3	180	14	23.0	16.0
230	24.67	279.2	199.0	478	17	23.0	32.0
230	24.44	590.0	402.6	993	19	23.3	61.5
230	24.20	973	1025	1998	-3	23.7	149.6
230	23.98	1370	1637	3007	-9	23.8	211.3
230	23.72	1721	2311	4032	-15	23.8	302.0
230	23.55	2168	2461	4629	-6	23.6	211.3
230	22.22	2537	2482	5019	1	22.3	302.0


## 8 Output Ripple Voltage

The output ripple voltage on both outputs have been measured by supplying the converter @ 230Vrms, 50Hz with both outputs fully loaded (20MHz BWL for all waveforms).


### Ch.3: Vout\_2 (100mV/div, 10us/div, AC coupling)



**Ch.3: Vout\_2 (100mV/div, 2ms/div, AC coupling)****Ch.3: Vout\_1 (100mV/div, 10us/div, AC coupling)**

**Ch.3: Vout\_1 (100mV/div, 2ms/div, AC coupling)****9 Switch-node**


The image below shows the drain voltage of Q1, taken at 264Vrms input voltage and full load on both outputs.

**Ch.4: Q1 Drain voltage (100V/div, 5us/div, DC coupling, 200MHz BWL)**




**Ch.4: Q1 Drain voltage (100V/div, 5ms/div, DC coupling, 200MHz BWL)**

Note the white envelop due to 100 Hz ripple.


**10 Transient Response**

The image below shows the transient response of the main output Vout\_2 when its load was switched between 1A and 2A, while the load on Vout\_1 was constantly set to 300mA, and Vin set to 230Vrms.

**Ch.3: Vout\_2 (500mV/div, 2ms/div, AC coupling, 20MHz BWL)****Ch.4: Iout\_2 (1A/div, DC coupling, 20MHz BWL)**

## 11 Thermal Analysis

During the thermal analysis, the converter has been placed horizontally on the bench in still air conditions, while fully loaded and supplied @ 230Vrms.



### Image Info

Background temperature	24.0°C
Average Temperature	37.7°C
Image Range	25.9°C to 77.3°C
Camera Model	Ti40FT
Camera Manufacturer	Fluke
Image Time	12/18/2015 7:19:41 PM

### Main Image Markers

Name	Temperature
T1	69.3°C
Q1	60.6°C
D4	77.3°C
P3	68.1°C
U1	59.7°C
D100	56.8°C
D3	73.0°C

## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.

Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer's systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer's products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI's standard terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2016, Texas Instruments Incorporated