

K2GEVM

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM - K2G EVM
04	BLOCK DIAGRAM - BMC
05	BLOCK DIAGRAM - XDS200
06	POWER FLOW DIAGRAM
07	BOARD POWER SEQUENCE DIAGRAM
08	I2C ADDRESS TABLE & McASP CONFIGURATION
09	MCASP TREE
10	SoC CLOCK & RESET
11	SoC GPIO & RESERVED PINS
12	SoC POWER1
13	SoC POWER2
14	DDR3 DEVICES
15	DDR3 ECC & TERMINATIONS
16	QSPI, I2C EEPROM & SPI NOR FLASH
17	EMMC FLASH
18	NAND FLASH & MICRO SD CARD
19	HDMI OR LCD MUX
20	LCD & TOUCH SCREEN CONNECTOR
21	HDMI TRANSMITTER
22	AUDIO CODEC
23	MCASP2 BUFFERS FOR COM8 , HDMI& AUDIO CODEC
24	ETHERNET PHY
25	PCIE x1 CONNECTOR
26	USB DUAL ROLE & HOST
27	UART0 & UART1
28	UART2
29	COM8 CONNECTOR
30	MLB CONNECTOR
31	DCAN
32	McASP & AUDIO EXPANSION CONNECTOR
33	SERIAL & EHRPWM EXPANSION CONNECTOR
34	SERIAL CONTROL INTERFACES & I/O EXPANDER
35	CLOCK DISTRIBUTION 1
36	CLOCK DISTRIBUTION 2


PAGE	CONTENTS
37	EMU & MIPI60 CONNECTOR
38	JTAG_XDS200_1
39	JTAG_XDS200_2
40	JTAG_XDS200_3
41	JTAG_XDS200_4
42	JTAG_XDS200_CPLD
43	XDS200 POWER
44	BOARD MANAGEMENT CONTROL_1 (BMC)
45	BOARD MANAGEMENT CONTROL_2 (BMC)
46	BOARD MANAGEMENT CONTROL_3 (BMC)
47	PMIC POWER1
48	PMIC POWER2
49	12V DC IN, 5V & DDR3 POWER GENERATION
50	OVER VOLTAGE PROTECTION

REV	D
VER	1.5


REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR
0.1	12th OCT 2015	QSPI Buffer Removed (U148,C823,R916) ,R463 Mounted Over Voltage Protection Circuit Added in Page 50	Mistral Design Team
0.2	19th OCT 2015	AA19,AB19,Y20,W19,D2,L2,G3,F18,H2,AA18,Y19,Y14,H5 and M5 balls of the processor renamed R737 added R176,R184,R191,R198 changed to pull down R197,R190,R183,R175 changed to pull up	Mistral Design Team
0.3	28th OCT 2015	R927 added b/w SOC and BMC Net "SOC_BAWCLKSEL" renamed as "RSV6_TOGGLE"	Mistral Design Team
0.4	29th OCT 2015	Nets BAW_ATEST, VDDA_BAW, VDD18_BAW are renamed as RSV7_ATEST, VDDA_0V9 ,VDD18_1V8	Mistral Design Team
0.5	4th NOV 2015	"M5" & "H5" pins of processor moved to corresponding power domain symbol parts " M5 " pin of processor tied directly to CVDD1 FB18,C186,C526 Removed Tittle block updated as per customer request	Mistral Design Team
0.6	11th NOV 2015	U142 replaced with TXS0108EPWR R58 made DNI	Mistral Design Team
0.7	16th NOV 2015	R769 R562,R764 are made DNI due to internal pull up/down in TPD12S016	Mistral Design Team
0.8	8th DEC 2015	Customer comments updated	Mistral Design Team
1.0	11th DEC 2015	Beta ECR/ECN implemented Baselined schematics	Mistral Design Team
1.1	18th JAN 2016	R374 and R370 mounted	Mistral Design Team
1.2	4th MAR 2016	R431 and R442 value changed to 200E	Mistral Design Team
1.3	23rd MAR 2016	VCNTL[0:5] pin names of U1-32 renamed as RSV[13:18]	Mistral Design Team
1.4	28th MAR 2016	Hided VCNTL[0:5] net labels of U1-32	Mistral Design Team
1.5	12th APR 2016	SOC pin names updated as per datasheet ' SPRS932A-DECEMBER 2015-REVISED FEBRUARY 2016 '	Mistral Design Team


BLOCK DIAGRAM - K2GEVM




BLOCK DIAGRAM - BMC



BLOCK DIAGRAM - XDS200




POWER FLOW DIAGRAM



NOTE:

- REGULATORS
- DEVICES
- Multiple powered device

BOARD POWER UP SEQUENCE



D


CB

5


3

A


45




SoC RESET




POWER ON RESET




FULL RESET



WARM RESET



SoC CLOCK



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title SOC CLOCK & RESET


Size Document Number MS_TI_K2GEVM_SCH_REVD

Date: Thursday, April 14, 2016



Sheet 10 of 50

Rev D

SoC GPIOs



RESERVED PINS



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title SOC GPIO, SMART REFLEX & TEST OUT


Size Document Number
C MS_TI_K2GEVM_SCH_REVD

Date: Thursday, April 14, 2016


Sheet 11 of 50

Rev
D



VPP POWER GENERATION



SoC POWER -CVDD,CVDD1



SoC POWER - PLL



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER - CVDD,CVDD1 & PLL


Size Document Number

C MS_TL_K2GEVM_SCH_REV D


Date: Thursday, April 14, 2016

Sheet 12 of 50


SoC POWER - DVDD33




SoC POWER - DVDD18, DVDD_DDR




SoC POWER - VSS




DDR DEVICE1




DDR DEVICE2



DDR DEVICE4



DDR DEVICE3



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title DDR3L DEVICES

Size Document Number MS_TL_K2GEVM_SCH_REV D

Date: Wednesday, April 13, 2016

Sheet 14 of 50

D



B



1



K2G EVM



2

Sheet 15 of 50


1

[illegible]

I2C ADDRESS: 0x50 (PAGE 0), 0x51 (PAGE 1)

[illegible]

eMMC FLASH



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title EMMC FLASH


Size Document Number
C MS_TI_K2GEVM_SCH_REVD

Date: Thursday, April 14, 2016


Sheet 17 of 50

Rev
D


NAND Flash




MICRO SD CARD



DSS BUFFER 1





DSS BUFFER 2



SELECTION LCD AND HDMI

HDMI/LCD SWITCH SELECTION

SW14	SW13	DEVICE
ON	ON	HDMI ON
OFF	OFF	LCD ON
OFF	ON	NOT VALID
ON	OFF	NOT VALID



D



B



5



3





K2G EVM




Size	Document Number
C	MS_TI_K2GEVM_SCH_REVD

Size	Document Number	
C	MS_TI_K2GEVM_SCH_REVD	


HDMI TRANSMITTER



HDMI 1.2V GENERATION




HDMI ESD DEVICE




NOTE:
TPD12S016PWR has integrated pullup or pulldown resistors on the I2C and HPD lines hence no external pullup or pulldown required


HDMI CONNECTOR



AUDIO CODEC RESET



AUDIO CODEC



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title AUDIO CODEC


Size Document Number
C MS_TL_K2GEVM_SCH_REVD

Date: Wednesday, April 13, 2016


Sheet 22 of 50

Rev
D


AUDIO BUFFER



COM8 BUFFER



COM8 SDIO BUFFER



Project :

K2G EVM







Designed for TI by Mistral Solutions Pvt Ltd




Title MCASP2 BUFFERS FOR COM8 , HDMI& AUDIO CODEC

Size	Document Number	Rev
C	MS_TL_K2GEVM_SCH_REVD	D
Date:	Wednesday, April 13, 2016	Sheet 23 of 50


ETHERNET PHY



ETHERNET CONNECTOR




ETHERNET MODE CONFIGURATION




RXD[3:0]	MODE
0100	NAND TREE
0111	CHIP POWER DOWN
1100	RGMII MODE - ADVERTISE 1000 BASE-T FULL DUPLEX ONLY
1101	RGMII MODE- ADVERTISE 1000 BASE-T FULL & HALF DUPLEX ONLY
1110	RGMII MODE- ADVERTISE ALL CAPABILITIES (10/100/1000 SPEED HALF / FULL DUPLEX), EXCEPT 1000 BASE-T HALF DUPLEX
1111	RGMII MODE- ADVERTISE ALL CAPABILITIES (10/100/1000 SPEED HALF / FULL DUPLEX)

ETHERNET ESD DEVICES


ETHERNET RESET




PCI EXPRESS x1 CONNECTOR




USB1 DUAL ROLE




USB0 HOST




SoC UART0




SoC UART1



SoC_UART0 MUX: CP2105 or DB9




MUX BETWEEN BMC UART0 TO USB & 4 PIN HDR




SoC_UART0 MUX SELECTION

SOC_UART0_CP2105_EN	SoC_UART0 Connected to
L	CP2105 (USB-to-UART)
H	UART TRANSCIEVER DB9 CONNECTOR

SoC UART0 & BMC CONSOLE OVER USB



UART0 DB9 CON



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title UART 0,1,& 2

Size Document Number

C MS_TI_K2GEVM_SCH_REV D


Date: Thursday, April 14, 2016

Sheet 27 of 50


Rev

D



SoC UART2



UART2 HEADER




SoC UART2 MUX - BMC or UART2 Header




SoC_UART2 MUX SELECTION

BMC_UART_SEL	SoC_UART2 Connected to
L	BMC
H	UART2 HEADER (J49)


COM8 CONNECTOR




COM8 VBAT GENERATION




COM8 LEVEL TRANSLATOR1




COM8 LEVEL TRANSLATOR2



COM8 LEVEL TRANSLATOR3





MLB CONNECTOR





DCAN0

DCAN0 POWER



DCAN1

DCAN1 POWER



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title DCAN CONNECTOR


Size Document Number
C MS_TI_K2GEVM_SCH_REV D

Date: Thursday, April 14, 2016

Sheet 31 of 50

SOC MCASP


U1-20



66AK2G02

SOC MCASP0AXR10 R820 DNI 0E 1% SOC MCASP0AXR10_R
SOC MCASP0AHCLKX SOC MCASP1AHCLKX


U1-7



66AK2G02

SOC MCASP1AMUTE R823 0E 1% SOC MCASP1AMUTE_R


U1-8



66AK2G02


SOC MCASP2AXR0 R821 DNI 0E 1% SOC MCASP2AXR0_R
SOC MCASP2AMUTE R822 DNI 0E 1% SOC MCASP2AMUTE_R

AUDIO EXP CONNECTOR




SOC SIGNAL	GPIOs ON AUDIO CARD
SOC_MCASP0AXR8/GPIO1_09	DIR_RST#
SOC_MCASP0AXR9/GPIO1_10	PCM1690_RST#
SOC_McASP0_AMUTE	DAC0_AMUTEI#, DAC1_AMUTEI#
SOC_MCASP1AXR4/GPIO0_132	McASP_CLK_SEL
SOC_MCASP1AXR6/GPIO0_134	DIR_AUDIO#
SOC_MCASP1AXR7/GPIO0_135	DIR_EMPH
SOC_MCASP1AXR8/GPIO0_136	DIR_ERROR
SOC_MCASP1AXR5/GPIO0_133	DIR_CLKST
SOC_MCASP1ACLKX/GPIO0_124	DIR_FSOUT0
SOC_MCASP1FSX / GPIO0_125	DIR_FSOUT1
SOC_SPI2_MOSI / GPIO0_105	I2SHDR_GPIO0
SOC_SPI2_MISO / GPIO0_104	I2SHDR_GPIO1


10,16,17,20,21,22,24,25,30,44,45



McASP0AHCLKX_BUFFER



I2C BUFFER



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title AUDIO EXP CONNECTOR

Size Document Number

C MS_TI_K2GEVM_SCH_REV D


Date: Thursday, April 14, 2016

Sheet 32 of 50

Rev

D


SoC McBSP



SoC PWM



SERIAL EXPANSION CONNECTOR



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd




Title SERIAL & EHRPWM EXP CONNECTOR

Size Document Number MS_TI_K2GEVM_SCH_REV D

Date: Thursday, April 14, 2016


Sheet 33 of 50

I2C0




TO BMC, SERIAL EXPANSION HEADER

SoC I2C




TO PMIC

TEMPERATURE SENSOR



NOTE: PLACE TEMP SENSOR CLOSE TO SoC
I2C ADDRESS: 0x48


I2C1



**TO HDMI TX, TOUCH SCREEN, AIC3106 ,
AUDIO & MLB EXP HEADER**


SoC SPI

SPIO




TO SERIAL EXP HEADER

SPI2




TO AUDIO EXP HEADER

GPIO EXPANDER & LEDs




DIR9001_ERROR & DIR9001_CLKST NEED TO BE CONNECTED TO SOC GPIOs, SINCE SOC GPIOs ARE NOT FREE IT IS CONNECTED IN GPIO EXPANDER


LED YELLOW



LED YELLOW




LED YELLOW




LED YELLOW



LED YELLOW








CLOCK GENERATOR



MODE SELECTION FOR CDCM DEVICE

SI_MODE1	SI_MODE0	MODE SELECTED
0	0	SPI MODE
0	1	I2C MODE
1	0	PIN MODE (NO SERIAL PROGRAMMING)
1	1	RESERVED



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd




Title CLOCK DISTRIBUTION 1

Size Document Number MS_TI_K2GEVM_SCH_REV D


Date: Wednesday, April 13, 2016

Sheet 35 of 50


BMC ISOLATOR 5




GENERATOR - AUDIO CLOCK DOMAIN





AVB CLOCK GENERATOR- 1588 CLOCK DOMAIN



SoC SPI3




MIPI 60




Res MUX between Display and JTAG TRACE Functionality
-For display, install RA7, RA8 & RA9 . DNI RA17,RA18 & RA19
-For TRACE, install RA17, RA18 & RA19. DNI RA7, RA8 & RA9

SoC JTAG



BOOTMODE



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd






Title EMU & MIPI60 CONNECTOR

Size Document Number

C MS_TI_K2GEVM_SCH_REV D



Date: Thursday, April 14, 2016

Sheet 37 of 50




Note: Version Code default value is changed to 0100 as per TI recommendation

XDS200



MINI USB CONN



Project :

K2G EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title XDS200

Size Document Number

C MS_TI_K2GEVM_SCH_REV D


Date: Wednesday, April 13, 2016

Sheet 38 of 50


Rev

D




XDS200




SDRAM





XDS200




BOOTMODE: SPI1-FLASH ^B0001100




BOOT MODE



XDS200 DECAPS







XDS200




DDR PHY DOES NOT
REQUIRE POWER IF NOT
USED, PER DATA SHEET,
BUT NOT A TYPICAL USE
CASE.


XDS200 CPLD




BUFFER XDS200




BUFFER MIPI




XDS200 POWER




JTAG FET SWITCH




BMC JTAG




BMC I2C1



BMC LCD




BMC I2C0




BMC TEST POINTS




BMC UART0




BMC




BMC 3.3V GENERATOR




BMC LCD 3V GENERATOR




BMC POWER




BMC ISOLATOR1







BMC ISOLATOR2



BMC ISOLATOR3



BMC ISOLATOR4



PMIC POWER SECTION 1

TPS659118
BGA

DCDC CTRL
External FET range 0.95V-600mA


SMPS

VDD1
Output range 0.95V-1100mA

VDD2
Output range 1.35V-1500mA


VIO
3.3V-1100mA

GND





Project :	Designed for TI by Mistral Solutions Pvt Ltd		Title		PMIC POWER CIRCUIT 1	
	K2G EVM		Size	Document Number	Rev	
			C	MS_TI_K2GEVM_SCH_REV D	D	
			Date:	Wednesday, April 13, 2016	Sheet	47 of 50

PMIC POWER SECTION 2



Project :	Designed for TI by Mistral Solutions Pvt Ltd	Title				PMIC POWER CIRCUIT 2			
K2G EVM	 	Size	Document Number				Rev		
		C	MS_TL_K2GEVM_SCH_REV D				D		
		Date:	Wednesday, April 13, 2016			Sheet	48	of	50

OVER VOLTAGE PROTECTION CIRCUIT



IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.